{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T05:08:53Z","timestamp":1740200933907,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642131356"},{"type":"electronic","value":"9783642131363"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13136-3_30","type":"book-chapter","created":{"date-parts":[[2010,5,25]],"date-time":"2010-05-25T22:20:16Z","timestamp":1274826016000},"page":"289-296","source":"Crossref","is-referenced-by-count":0,"title":["An Improved Parallel MEMS Processing-Level Simulation Implementation Using Graphic Processing Unit"],"prefix":"10.1007","author":[{"given":"Yupeng","family":"Guo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoguang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"30_CR1","doi-asserted-by":"crossref","unstructured":"Sun, G., Zhao, X., Lu, G.: Voxel-Based Modeling and Rendering for Virtual MEMS Fabrication Process. In: IEEE\/RSJ IROS2006, Beijing, China, pp. 306\u2013311 (2006)","DOI":"10.1109\/IROS.2006.282335"},{"key":"30_CR2","doi-asserted-by":"crossref","unstructured":"Sun, G., Zhao, X., Zhang, H., Wang, L., Lu, G.: 3-D Simulation of Bosch Process with Voxel-Based Method. In: Proceedings of the 2nd IEEE International Conference on Nano\/Micro Engineered and Molecular Systems, Bangkok, Thailand, pp. 45\u201349 (2007)","DOI":"10.1109\/NEMS.2007.352084"},{"key":"30_CR3","doi-asserted-by":"crossref","unstructured":"Zhang, F., Wang, G.: An Improved Parallel Implementation of 3D DRIE Simulation on Multi-core. In: 10th IEEE International Conference on High Performance Computing and Communications HPCC 2008, Dalian, China, pp. 891\u2013896 (2008)","DOI":"10.1109\/HPCC.2008.23"},{"key":"30_CR4","doi-asserted-by":"crossref","unstructured":"Zhao, X., Li, Y., Zhou, Y., Ren, L., Lu, G.: Virtual Process: Concept, Problems and Implementation Framework. In: The Fourth International Conference on Control and Automation (ICCA\u201903), Montreal, Canada, pp. 659\u2013663 (2003)","DOI":"10.1109\/ICCA.2003.1595104"},{"key":"30_CR5","unstructured":"CUDPP, http:\/\/www.gpgpu.org\/developer\/cudpp\/"},{"key":"30_CR6","unstructured":"Zhao, X., Sun, G., Ren, L., Lu, G.: On MEMS Design Automation. In: Proceedings of the 26th Chinese Control Conference, Zhangjiajie, Hunan, China, pp. 774\u2013778 (2007)"},{"key":"30_CR7","unstructured":"NVIDIA, CUDA Compute Unified Device Architecture Programming Guide,V.2.0 (2008)"},{"key":"30_CR8","unstructured":"CUDA, http:\/\/developer.nvidia.com\/object\/cuda.html\/"},{"key":"30_CR9","unstructured":"Nickolls, J., Buck, I.: NVIDIA CUDA software and GPU parallel computing architecture. Microprocessor Forum (2007)"},{"issue":"1","key":"30_CR10","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1145\/1122501.1122505","volume":"25","author":"A.E. Lefohn","year":"2006","unstructured":"Lefohn, A.E., Sengupta, S., Kniss, J., Strzodka, R., Owens, J.D.: Glift: Generic, efficient, random-access GPU data structures. ACM Trans. Graph\u00a025(1), 60\u201399 (2006)","journal-title":"ACM Trans. Graph"},{"key":"30_CR11","first-page":"573","volume":"2","author":"D. Horn","year":"2005","unstructured":"Horn, D.: Stream reduction operations for GPGPU applications. GPU Gems\u00a02, 573\u2013589 (2005)","journal-title":"GPU Gems"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13136-3_30.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T04:12:52Z","timestamp":1740111172000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13136-3_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642131356","9783642131363"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13136-3_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}