{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:17:04Z","timestamp":1725556624404},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642131356"},{"type":"electronic","value":"9783642131363"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13136-3_38","type":"book-chapter","created":{"date-parts":[[2010,5,25]],"date-time":"2010-05-25T18:20:16Z","timestamp":1274811616000},"page":"368-380","source":"Crossref","is-referenced-by-count":0,"title":["Power Improvement Using Block-Based Loop Buffer with Innermost Loop Control"],"prefix":"10.1007","author":[{"given":"Ming-Yuan","family":"Zhong","sequence":"first","affiliation":[]},{"given":"Jong-Jiann","family":"Shieh","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"38_CR1","unstructured":"Lee, L., Moyer, B., Arends, J.: Low-Cost Embedded Program Loop Caching \u2013 Revisited. U. Mich. Technique Reports, number CSE-TR-411-99.W.-K. Chen, Linear Networks and Systems (Book style). Wadsworth, Belmont, pp. 123\u2013135 (1993)"},{"key":"38_CR2","doi-asserted-by":"crossref","unstructured":"Anderson, T., Agarwala, S.: Effective hardware-based two-way loop cache for high performance low power processors. In: International Conference on Computer Design: VLSI in Computers & Processors (2000)","DOI":"10.1109\/ICCD.2000.878315"},{"key":"38_CR3","unstructured":"Wu, I.\u2013W., Tein, B.-H., Chung, C.-P.: Instruction Fetch Energy Reduction Using Forward-Branch and Subroutine Bufferable Innermost Loop Buffer. In: International Computer Symposium (2006)"},{"key":"38_CR4","unstructured":"Wu, C.-K., Chiu, J.-C.: Design of Buffering Mechanism for Improving Instruction and Data Stream. Master Degree Thesis, Department of Electrical Engineering, National Sun Yat-Sen University (June 2003)"},{"key":"38_CR5","doi-asserted-by":"crossref","unstructured":"Fritts, J., Wolf, W.: Instruction fetch characteristics of media processing. In: SPIE Photonics West, on Media Processors 2002, San Jose, CA, January 2002, pp. 72\u201383 (2002)","DOI":"10.1117\/12.451061"},{"key":"38_CR6","unstructured":"Chu, Y., Ito, M.R.: An efficient instruction cache scheme for object-oriented languages. In: IEEE International Conference on, on Performance, Computing and Communications, pp. 329\u2013336 (April 2001)"},{"key":"38_CR7","unstructured":"Chen, S.-L., Shieh, J.-J.: Performance Evaluation of a Trace cache Engine, Master Degree Thesis, Department of Computer Science and Engineering, Tatung University (January 2000)"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13136-3_38.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T22:02:02Z","timestamp":1606168922000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13136-3_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642131356","9783642131363"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13136-3_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}