{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:16:47Z","timestamp":1725556607336},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642131356"},{"type":"electronic","value":"9783642131363"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13136-3_4","type":"book-chapter","created":{"date-parts":[[2010,5,25]],"date-time":"2010-05-25T22:20:16Z","timestamp":1274826016000},"page":"32-41","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic Resource Tuning for Flexible Core Chip Multiprocessors"],"prefix":"10.1007","author":[{"given":"Yongqing","family":"Ren","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"An","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Cong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yaobin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","unstructured":"Asanovic, K., et al.: The Landscape of Parallel Computing Research: A View from Berkeley. Technical report, EECS, Department, University of California at Berkeley, UCB\/EECS-2006-183 (2006)"},{"key":"4_CR2","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1145\/1454115.1454142","volume-title":"PACT","author":"D. Gulati","year":"2008","unstructured":"Gulati, D., Kim, C., Sethumadhavan, S., Keckler, S.W., Burger, D.: Multitasking workload scheduling on flexible-core chip multiprocessors. In: Moshovos, A., Tarditi, D., Olukotun, K. (eds.) PACT, pp. 187\u2013196. ACM, New York (2008)"},{"issue":"6","key":"4_CR3","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/MM.2003.1261391","volume":"23","author":"T. Sherwood","year":"2003","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Sair, S., Calder, B.: Discovering and Exploiting Program Phases. IEEE Micro\u00a023(6), 84\u201393 (2003)","journal-title":"IEEE Micro"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Wall, D.W.: Limits of instruction-level parallelism. In: International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 176\u2013188 (1991)","DOI":"10.1145\/106972.106991"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Ipek, E., Kirman, M., Kirman, N., Mart\u00ednez, J.F.: Core fusion: accommodating software diversity in chip multiprocessors. In: International Symposium on Computer Architecture, pp. 186\u2013197 (2007)","DOI":"10.1145\/1250662.1250686"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Kim, C., Sethumadhavan, S., Govindan, M., Ranganathan, N., Gulati, D., Keckler, S.W., Burger, D.: Composable lightweight processors. In: International Symposium on Microarchitecture (2007)","DOI":"10.1109\/MICRO.2007.41"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Tarjan, D., Boyer, M., Skadron, K.: Federation: Out-of-order execution using simple in-order cores. Technical Report, University of Virginia, Department of Computer Science (2007)","DOI":"10.1145\/1391469.1391666"},{"issue":"7","key":"4_CR8","doi-asserted-by":"publisher","first-page":"599","DOI":"10.1109\/TPDS.2005.85","volume":"16","author":"J. Corbalan","year":"2005","unstructured":"Corbalan, J., Martorell, X., Labarta, J.: Performance-driven processor allocation. IEEE Transactions on Parallel and Distributed Systems\u00a016(7), 599\u2013611 (2005)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Grunwald, D., Klauser, A., Manne, S., Pleszkun, A.: Confidence estimation for speculation control. In: Proceedings 25th Annual International Symposium on Computer Architecture, SIGARCH Newsletter, Barcelona, Spain (1998)","DOI":"10.1109\/ISCA.1998.694768"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Jacobsen, E., Rotenberg, E., Smith, J.E.: Assigning Confidence to Conditional Branch Predictions. In: International Symposium on Microarchitecture, pp. 142\u2013152 (1996)","DOI":"10.1109\/MICRO.1996.566457"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Mahlke, S.A., et al.: Effective compiler support for predicated execution using the hyperblock. In: Proceedings of the 25th annual international symposium on Microarchitecture, Portland, Oregon, United States, December 01-04, pp. 45\u201354 (1992)","DOI":"10.1109\/MICRO.1992.696999"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Manne, S., Klauser, A., Grunwald, D.: Pipeline gating: speculation control for energy reduction. In: Proc. ISCA-25, pp. 132\u2013141 (1998)","DOI":"10.1145\/279361.279377"},{"key":"4_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1007\/978-3-642-00904-4_8","volume-title":"Transactions on High-Performance Embedded Architectures and Compilers II","author":"H. Vandierendonck","year":"2009","unstructured":"Vandierendonck, H., Seznec, A.: Fetch gating control through speculative instruction window weighting. In: Stenstr\u00f6m, P. (ed.) Transactions on High-Performance Embedded Architectures and Compilers II. LNCS, vol.\u00a05470, pp. 128\u2013148. Springer, Heidelberg (2009)"},{"key":"4_CR14","unstructured":"Franklin, M.: The Multiscalar Architecture. Ph.D. Dissertation. University of Wisconsin-Madison (1993)"},{"key":"4_CR15","unstructured":"Ganapathi, A., Datta, K., Fox, A., Patterson, D.A.: A Case for Machine Learning to Optimize Multicore Performance. In: HotPar09, Berkeley, CA (2009)"},{"key":"4_CR16","unstructured":"Ranganathan, N., Nagarajan, R., Burger, D., Keckler, S.W.: Combining hyperblocks and exit prediction to increase front-end bandwidth and performance. Technical Report TR-02-41, Department of Computer Sciences, The University of Texas at Austin (September 2002)"},{"issue":"1","key":"4_CR17","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1145\/980152.980156","volume":"1","author":"K. Sankaralingam","year":"2004","unstructured":"Sankaralingam, K., et al.: TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP. ACM Transactions on Architecture and Code Optimization (TACO)\u00a01(1), 62\u201393 (2004)","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Luo, Y., Packirisamy, V., Hsu, W.-C., Zhai, A., Mungre, N., Tarkas, A.: Dynamic performance tuning for speculative threads. In: Keckler, S.W., Barroso, L.A. (eds.) ISCA, pp. 462\u2013473 (2009)","DOI":"10.1145\/1555754.1555812"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13136-3_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T03:02:03Z","timestamp":1606186923000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13136-3_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642131356","9783642131363"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13136-3_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}