{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T13:36:17Z","timestamp":1761917777631},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642133732"},{"type":"electronic","value":"9783642133749"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13374-9_13","type":"book-chapter","created":{"date-parts":[[2010,6,10]],"date-time":"2010-06-10T11:15:59Z","timestamp":1276168559000},"page":"188-202","source":"Crossref","is-referenced-by-count":19,"title":["OSCAR API for Real-Time Low-Power Multicores and Its Performance on Multicores and SMP Servers"],"prefix":"10.1007","author":[{"given":"Keiji","family":"Kimura","sequence":"first","affiliation":[]},{"given":"Masayoshi","family":"Mase","sequence":"additional","affiliation":[]},{"given":"Hiroki","family":"Mikami","sequence":"additional","affiliation":[]},{"given":"Takamichi","family":"Miyamoto","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Shirako","sequence":"additional","affiliation":[]},{"given":"Hironori","family":"Kasahara","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Pham, D., Asano, S., Bolliger, M., Day, M., Hofstee, H., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Riley, M., Shippy, D., Stasiak, D., Wang, M., Warnock, J., Weitzel, S., Wendel, D., Yamazaki, T., Yazawa, K.: The design and implementation of a first-generation cell processor. In: Proc. of IEEE International Solid State Circuits Conference (ISSCC 2005) (February 2005)","key":"13_CR1","DOI":"10.1109\/ISSCC.2005.1493930"},{"doi-asserted-by":"crossref","unstructured":"Yoshida, Y., Kamei, T., Hayase, K., Shibahara, S., Nishii, O., Hattori, T., Hasegawa, A., Takada, M., Irie, N., Uchiyama, K., Odaka, T., Takada, K., Kimura, K., Kasahara, H.: A 4320mips four-processor core smp\/amp with individually managed clock frequency for low power consumption. In: Proc. of IEEE International Solid State Circuits Conference (ISSCC 2007) (February 2007)","key":"13_CR2","DOI":"10.1109\/ISSCC.2007.373607"},{"doi-asserted-by":"crossref","unstructured":"Ito, M., Hattori, T., Yoshida, Y., Hayase, K., Hayashi, T., Nishii, O., Yasu, Y., Hasegawa, A., Takada, M., Ito, M., Mizuno, H., Uchiyama, K., Odaka, T., Shirako, J., Mase, M., Kimura, K., Kasahara, H.: An 8640 mips soc with independent power-off control of 8 cpu and 8 rams by an automatic parallelizing compiler. In: Proc. of IEEE International Solid State Circuits Conference (ISSCC 2008) (February 2008)","key":"13_CR3","DOI":"10.1109\/ISSCC.2008.4523071"},{"doi-asserted-by":"crossref","unstructured":"Shiota, T., Kawasaki, K.I., Kawabe, Y., Shibamoto, W., Sato, A., Hashimoto, T., Hayakawa, F., Tago, S.I., Okano, H., Nakamura, Y., Miyake, H., Suga, A., Takahashi, H.: A 51.2gops, 1.0gb\/s-dma single-chip multi-processor integrating quadruple 8-way vliw processors. In: Proc. of IEEE International Solid State Circuits Conference (ISSCC 2005) (February 2005)","key":"13_CR4","DOI":"10.1109\/ISSCC.2005.1493935"},{"unstructured":"Torii, S., Suzuki, S., Tomonaga, H., Tokue, T., Sakai, J., Suzuki, N., Murakami, K., Hiraga, T., Shigemoto, K., Tatebe, Y., Obuchi, E., Kayama, N., Edahiro, M., Kusano, T., Nishi, N.: A 600mips 120mw 70ua leakage triple-cpu mobile application processor chip. In: Proc. of IEEE International Solid State Circuits Conference (ISSCC 2005) (February 2005)","key":"13_CR5"},{"key":"13_CR6","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/2.546613","volume":"29","author":"M.W. Hall","year":"1996","unstructured":"Hall, M.W., Anderson, J.M., Amarasinghe, S.P., Murphy, B.R., Wei Liao, S., Bugnion, E., Lain, M.S., Benchmark, S.: Maximizing multiprocessor performance with the suif compiler. IEEE Computer\u00a029, 84\u201389 (1996)","journal-title":"IEEE Computer"},{"key":"13_CR7","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/2.546612","volume":"29","author":"W. Blume","year":"1996","unstructured":"Blume, W., Doallo, R., Eigenmann, R., Grout, J., Hoeflinger, J., Lawrence, T., Lee, J., Padua, D., Paek, Y., Pottenger, B., Rauchwerger, L., Tu, P.: Parallel programming with polaris. IEEE Computer\u00a029, 78\u201382 (1996)","journal-title":"IEEE Computer"},{"unstructured":"Association, T.M.: Multicore communication api specification","key":"13_CR8"},{"unstructured":"http:\/\/www.khronos.org\/opencl\/","key":"13_CR9"},{"key":"13_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1007\/3-540-45574-4_13","volume-title":"Languages and Compilers for Parallel Computing","author":"H. Kasahara","year":"2001","unstructured":"Kasahara, H., Obata, M., Ishizaka, K.: Automatic coarse grain task parallel processing on smp using openmp. In: Midkiff, S.P., Moreira, J.E., Gupta, M., Chatterjee, S., Ferrante, J., Prins, J.F., Pugh, B., Tseng, C.-W. (eds.) LCPC 2000. LNCS, vol.\u00a02017, p. 189. Springer, Heidelberg (2001)"},{"key":"13_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1007\/11596110_3","volume-title":"Languages and Compilers for Parallel Computing","author":"M. Obata","year":"2005","unstructured":"Obata, M., Shirako, J., Kaminaga, H., Ishizaka, K., Kasahara, H.: Hierarchical parallelism control for multigrain parallel processing. In: Pugh, B., Tseng, C.-W. (eds.) LCPC 2002. LNCS, vol.\u00a02481, pp. 31\u201344. Springer, Heidelberg (2005)"},{"doi-asserted-by":"crossref","unstructured":"Kimura, K., Wada, Y., Nakano, H., Kodaka, T., Shirako, J., Ishizaka, K., Kasahara, H.: Multigrain parallel processing on compiler cooperative chip multiprocessor. In: Proc. of 9th Workshop on Interaction between Compilers and Computer Architectures (INTERACT-9) (February 2005)","key":"13_CR12","DOI":"10.1109\/INTERACT.2005.9"},{"doi-asserted-by":"crossref","unstructured":"Yoshida, A., Koshizuka, K., Kasahara, H.: Data-localization for fortran macro-dataflow computation using partial static task assignment. In: Proc. of 10th ACM International Conference on Supercomputing (May 1996)","key":"13_CR13","DOI":"10.1145\/237578.237586"},{"key":"13_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"352","DOI":"10.1007\/3-540-35767-X_23","volume-title":"Languages and Compilers for Parallel Computing","author":"K. Ishizaka","year":"2003","unstructured":"Ishizaka, K., Obata, M., Kasahara, H.: Coarse grain task parallel processing with cache optimization on shared memory multiprocessor. In: Dietz, H.G. (ed.) LCPC 2001. LNCS, vol.\u00a02624, pp. 352\u2013365. Springer, Heidelberg (2003)"},{"unstructured":"Kasahara, H., Kogo, M., Tobita, T., Masuda, T., Tanaka, T.: An automatic coarse grain parallel processing scheme using multiprocessor scheduling algorithms considering overlap of task execution and data transfer. In: Proc. SCI 1999 and ISAS 1999 (August 1999)","key":"13_CR15"},{"key":"13_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"362","DOI":"10.1007\/978-3-540-69330-7_25","volume-title":"Languages and Compilers for Parallel Computing","author":"J. Shirako","year":"2006","unstructured":"Shirako, J., Oshiyama, N., Wada, Y., Shikano, H., Kimura, K., Kasahara, H.: Compiler control power saving scheme for multi core processors. In: Ayguad\u00e9, E., Baumgartner, G., Ramanujam, J., Sadayappan, P. (eds.) LCPC 2005. LNCS, vol.\u00a04339, pp. 362\u2013376. Springer, Heidelberg (2006)"},{"unstructured":"http:\/\/www.openmp.org\/","key":"13_CR17"},{"unstructured":"http:\/\/www.kasahara.cs.waseda.ac.jp\/","key":"13_CR18"},{"unstructured":"Mikami, H., Shirako, J., Mase, M., Miyamoto, T., Nakano, H., Takano, F., Hayashi, A., Wada, Y., Kimura, K., Kasahara, H.: Performance of oscar multigrain parallelizing compiler on multicore processors. In: Proc. of 14th Workshop on Compilers for Parallel Computing (CPC 2009) (January 2009)","key":"13_CR19"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13374-9_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T03:05:23Z","timestamp":1606187123000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13374-9_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642133732","9783642133749"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13374-9_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}