{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:47:29Z","timestamp":1725558449121},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642133732"},{"type":"electronic","value":"9783642133749"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13374-9_19","type":"book-chapter","created":{"date-parts":[[2010,6,10]],"date-time":"2010-06-10T11:15:59Z","timestamp":1276168559000},"page":"278-292","source":"Crossref","is-referenced-by-count":1,"title":["Using the Meeting Graph Framework to Minimise Kernel Loop Unrolling for Scheduled Loops"],"prefix":"10.1007","author":[{"given":"Mounira","family":"Bachir","sequence":"first","affiliation":[]},{"given":"David","family":"Gregg","sequence":"additional","affiliation":[]},{"given":"Sid-Ahmed-Ali","family":"Touati","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1145\/1375657.1375677","volume-title":"LCTES 2008: Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems","author":"M. Bachir","year":"2008","unstructured":"Bachir, M., Touati, S.-A.-A., Cohen, A.: Post-pass periodic register allocation to minimise loop unrolling degree. In: LCTES 2008: Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems, pp. 141\u2013150. ACM, New York (2008)"},{"key":"19_CR2","unstructured":"Lelait, S., Eisenbeis, C.: Lora, a package for loop optimal register allocation. Technical report, INRIA, France (June 1999)"},{"issue":"2-3","key":"19_CR3","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1016\/S0166-218X(99)00105-5","volume":"93","author":"D. Werra de","year":"1999","unstructured":"de Werra, D., Eisenbeis, C., Lelait, S., Marmol, B.: On a graph-theoretical model for cyclic register allocation. Discrete Applied Mathematics\u00a093(2-3), 191\u2013203 (1999)","journal-title":"Discrete Applied Mathematics"},{"key":"19_CR4","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1145\/70082.68185","volume-title":"ASPLOS-III: Proceedings of the third international conference on Architectural support for programming languages and operating systems","author":"J.C. Dehnert","year":"1989","unstructured":"Dehnert, J.C., Hsu, P.Y.-T., Bratt, J.P.: Overlapped loop support in the cydra 5. In: ASPLOS-III: Proceedings of the third international conference on Architectural support for programming languages and operating systems, pp. 26\u201338. ACM, New York (1989)"},{"key":"19_CR5","unstructured":"C. Eisenbeis, S. Lelait, B. Marmol. The meeting graph: a new model for loop cyclic register allocation. In: PACT 1995: Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, Manchester, UK, pp. 264\u2013267. IFIP Working Group on Algol (1995)"},{"key":"19_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1007\/3-540-55984-1_17","volume-title":"Compiler Construction","author":"L.J. Hendren","year":"1992","unstructured":"Hendren, L.J., Gao, G.R., Altman, E.R., Mukerji, C.: A register allocation framework based on hierarchical cyclic interval graphs. In: Pfahler, P., Kastens, U. (eds.) CC 1992. LNCS, vol.\u00a0641, pp. 176\u2013191. Springer, Heidelberg (1992)"},{"key":"19_CR7","volume-title":"Embedded Computing: a VLIW Approach to Architecture, Compilers and Tools","author":"P. Faraboschi","year":"2005","unstructured":"Faraboschi, P., Fisher, J.A., Young, C.: Embedded Computing: a VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann Publishers, San Francisco (2005)"},{"issue":"3","key":"19_CR8","doi-asserted-by":"publisher","first-page":"351","DOI":"10.1007\/BF02577737","volume":"22","author":"M. Jourdan","year":"1994","unstructured":"Jourdan, M., Wang, J., Eisenbeis, C., Su, B.: Decomposed software pipelining: a new perspective and a new approach. International Journal Parallel Programming\u00a022(3), 351\u2013373 (1994)","journal-title":"International Journal Parallel Programming"},{"issue":"7","key":"19_CR9","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1145\/960116.54022","volume":"23","author":"M. Lam","year":"1988","unstructured":"Lam, M.: Software pipelining: an effective scheduling technique for vliw machines. SIGPLAN Not.\u00a023(7), 318\u2013328 (1988)","journal-title":"SIGPLAN Not."},{"key":"19_CR10","unstructured":"Lelait, S.: Contribution \u00e1 l\u2019allocation de registres dans les boucles. PhD thesis, Universit\u00e9 d\u2019Orl\u00e9ans (January 1996)"},{"key":"19_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"218","DOI":"10.1007\/BFb0038667","volume-title":"Languages and Compilers for Parallel Computing","author":"A. Nicolau","year":"1992","unstructured":"Nicolau, A., Potasman, R., Wang, H.: Register allocation, renaming and their impact on fine-grain parallelism. In: Banerjee, U., Nicolau, A., Gelernter, D., Padua, D.A. (eds.) LCPC 1991. LNCS, vol.\u00a0589, pp. 218\u2013235. Springer, Heidelberg (1992)"},{"issue":"7","key":"19_CR12","doi-asserted-by":"publisher","first-page":"283","DOI":"10.1145\/143103.143141","volume":"27","author":"B.R. Rau","year":"1992","unstructured":"Rau, B.R., Lee, M., Tirumalai, P.P., Schlansker, M.S.: Register allocation for software pipelined loops. SIGPLAN Not.\u00a027(7), 283\u2013299 (1992)","journal-title":"SIGPLAN Not."},{"issue":"5","key":"19_CR13","first-page":"583","volume":"16","author":"B. Marmol","year":"1997","unstructured":"Marmol, B., Lelait, S.: Allocation cyclique de registres et d\u00e9roulage de boucles. Technique et Science Informatiques\u00a016(5), 583\u2013608 (1997)","journal-title":"Technique et Science Informatiques"},{"issue":"2","key":"19_CR14","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1142\/S012962640400188X","volume":"14","author":"S.-A.-A. Touati","year":"2004","unstructured":"Touati, S.-A.-A., Eisenbeis, C.: Early Periodic Register Allocation on ILP Processors. Parallel Processing Letters\u00a014(2), 287\u2013313 (2004)","journal-title":"Parallel Processing Letters"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13374-9_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T12:02:16Z","timestamp":1619784136000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13374-9_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642133732","9783642133749"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13374-9_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}