{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:47:30Z","timestamp":1725558450540},"publisher-location":"Berlin, Heidelberg","reference-count":33,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642133732"},{"type":"electronic","value":"9783642133749"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13374-9_24","type":"book-chapter","created":{"date-parts":[[2010,6,10]],"date-time":"2010-06-10T07:15:59Z","timestamp":1276154159000},"page":"353-367","source":"Crossref","is-referenced-by-count":9,"title":["PSnAP: Accurate Synthetic Address Streams through Memory Profiles"],"prefix":"10.1007","author":[{"given":"Catherine Mills","family":"Olschanowsky","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mustafa M.","family":"Tikir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laura","family":"Carrington","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Allan","family":"Snavely","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"8","key":"24_CR1","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/MC.2003.1220579","volume":"36","author":"K. Skadron","year":"2003","unstructured":"Skadron, K., Martonosi, M., August, D.I., Hill, M.D., Lilja, D.J., Pai, V.S.: Challenges in computer architecture evaluation. Computer\u00a036(8), 30\u201336 (2003)","journal-title":"Computer"},{"key":"24_CR2","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1147\/sj.92.0078","volume":"9","author":"R. Mattson","year":"1970","unstructured":"Mattson, R., Gecsei, J., Slutz, D., Traiger, I.: Evaluation techniques for storage hierarchies. IBM Systems Journal\u00a09, 78\u2013117 (1970)","journal-title":"IBM Systems Journal"},{"issue":"1","key":"24_CR3","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1145\/363018.363040","volume":"10","author":"P. Calingaert","year":"1967","unstructured":"Calingaert, P.: System performance evaluation: survey and appraisal. Commun. ACM\u00a010(1), 12\u201318 (1967)","journal-title":"Commun. ACM"},{"issue":"6","key":"24_CR4","doi-asserted-by":"publisher","first-page":"670","DOI":"10.1109\/PGEC.1967.264722","volume":"16","author":"W. Anacker","year":"1967","unstructured":"Anacker, W., Wang, C.P.: Evaluation of computing systems with memory hierarchies. IEEE Transactions on Electronic Computers\u00a016(6), 670\u2013679 (1967)","journal-title":"IEEE Transactions on Electronic Computers"},{"issue":"6","key":"24_CR5","doi-asserted-by":"publisher","first-page":"764","DOI":"10.1109\/PGEC.1967.264722","volume":"EC-16","author":"W. Anacker","year":"1967","unstructured":"Anacker, W., Wang, C.: Performance evaluation of computing systems with memory hierarchies. IEEE Transactions on Electronic Computers\u00a0EC-16(6), 764\u2013773 (1967)","journal-title":"IEEE Transactions on Electronic Computers"},{"key":"24_CR6","doi-asserted-by":"crossref","unstructured":"Snavely, A., Carrington, L., Wolter, N., Labarta, J., Badia, R., Purkayastha, A.: A framework for application performance modeling and prediction. In: ACM\/IEEE Conference on High Performance Networking and Computing (2002)","DOI":"10.1109\/SC.2002.10004"},{"key":"24_CR7","unstructured":"Carrington, L., Wolter, N., Snavely, A., Lee, C.: Applying an automated framework to produce accurate blind performance predictions of full-scale hpc applications. In: UGC (2004)"},{"key":"24_CR8","doi-asserted-by":"crossref","unstructured":"Flanagan, J., Nelson, B., Thompson, G.: The inaccuracy of trace-driven simulation using incomplete multiprogramming trace data. In: MASCOTS (1996)","DOI":"10.1109\/MASCOT.1996.500991"},{"key":"24_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"224","DOI":"10.1007\/BFb0013855","volume-title":"Performance Evaluation of Computer and Communication Systems","author":"D.R. Kaeli","year":"1993","unstructured":"Kaeli, D.R.: Issues in trace-driven simulation. In: Donatiello, L., Nelson, R. (eds.) SIGMETRICS 1993 and Performance 1993. LNCS, vol.\u00a0729, pp. 224\u2013244. Springer, Heidelberg (1993)"},{"issue":"2","key":"24_CR10","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1145\/358923.358939","volume":"32","author":"S.P. Vanderwiel","year":"2000","unstructured":"Vanderwiel, S.P., Lilja, D.J.: Data prefetch mechanisms. ACM Comput. Surv.\u00a032(2), 174\u2013199 (2000)","journal-title":"ACM Comput. Surv."},{"issue":"7","key":"24_CR11","doi-asserted-by":"publisher","first-page":"937","DOI":"10.1109\/TC.2007.1039","volume":"56","author":"R.C. Murphy","year":"2007","unstructured":"Murphy, R.C., Kogge, P.M.: On the memory access patterns of supercomputer applications: Benchmark selection and its implications. IEEE Trans. Comput.\u00a056(7), 937\u2013945 (2007)","journal-title":"IEEE Trans. Comput."},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"Laurenzano, M., Simon, B., Snavely, A., Gunn, M.: Low cost trace-driven memory simulation using simpoint. In: Workshop on Binary Instrumentation and Applications (2005)","DOI":"10.1145\/1127577.1127593"},{"key":"24_CR13","unstructured":"Gao, X.: Reducing time and space costs of memory tracing. PhD thesis, University of California at San Diego, La Jolla, CA, USA (2006)"},{"key":"24_CR14","doi-asserted-by":"crossref","unstructured":"Mitarai, S., Hirao, M., Matsumoto, T., Shinohara, A., Takeda, M., Arikawa, S.: Compressed pattern matching for SEQUITUR. In: Data Compression Conference, p. 469+ (2001)","DOI":"10.1109\/DCC.2001.917178"},{"key":"24_CR15","unstructured":"Gao, X., Snavely, A., Carter, L.: Path grammar guided trace compression and trace approximation. In: International Symposium on High Performance Distributed Computing (2006)"},{"key":"24_CR16","doi-asserted-by":"crossref","unstructured":"Sorenson, E., Flanagan, J.: Evaluating synthetic trace models using locality surfaces. In: IEEE International Workshop on Workload Characterization, November 2002, pp. 23\u201333 (2002)","DOI":"10.1109\/WWC.2002.1226491"},{"key":"24_CR17","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1007\/3-540-58021-2_21","volume-title":"The international conference on Computer performance evaluation : modelling techniques and tools","author":"K. Grimsrud","year":"1994","unstructured":"Grimsrud, K., Archibald, J., Frost, R., Nelson, B.: On the accuracy of memory reference models. In: The international conference on Computer performance evaluation: modelling techniques and tools, Secaucus, NJ, USA, pp. 369\u2013388. Springer, New York (1994)"},{"key":"24_CR18","unstructured":"Tikir, M., Laurenzano, M., Carrington, L., Snavely, A.: The pmac binary instrumentation library for powerpc. In: Workshop on Binary Instrumentation and Applications (2006)"},{"issue":"2","key":"24_CR19","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1147\/sj.342.0263","volume":"34","author":"R.C. Agarwal","year":"1995","unstructured":"Agarwal, R.C., Alpern, B., Carter, L., Gustavson, F.G., Klepacki, D.J., Lawrence, R., Zubair, M.: High-performance parallel implementations of the NAS kernel benchmarks on the IBM sp2. IBM Systems Journal\u00a034(2), 263\u2013272 (1995)","journal-title":"IBM Systems Journal"},{"key":"24_CR20","doi-asserted-by":"publisher","first-page":"277","DOI":"10.1016\/S1384-1076(01)00060-4","volume":"6","author":"S. Aarseth","year":"2001","unstructured":"Aarseth, S.: Nbody2: a direct n-body integration code. New Astronomy\u00a06, 277 (2001)","journal-title":"New Astronomy"},{"key":"24_CR21","volume-title":"Computer Architecture: A Quantitative Approach","author":"J. Hennessy","year":"2003","unstructured":"Hennessy, J., Patterson, D.: Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Francisco (2003)"},{"key":"24_CR22","unstructured":"Weinberg, J., Snavely, A.: Chameleon: A framework for observing, understanding, and imitating memory behavior. In: Workshop on State-of-the-Art in Scientific and Parallel Computing, Trondheim, Norway (May 2008)"},{"key":"24_CR23","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/978-1-4615-1613-2_5","volume-title":"Workload Characterization of Emerging Computer Applications","author":"E.S. Sorenson","year":"2001","unstructured":"Sorenson, E.S., Flanagan, J.K.: Using locality surfaces to characterize the specint 2000 benchmark suite. In: Workload Characterization of Emerging Computer Applications, pp. 101\u2013120. Kluwer Academic Publishers, Dordrecht (2001)"},{"key":"24_CR24","unstructured":"Gao, X., Laurenzano, M., Simon, B., Snavely, A.: Reducing overheads for acquiring dynamic traces. In: International Symposium on Workload Characterization (2005)"},{"key":"24_CR25","first-page":"937","volume-title":"American Federation of Information Processing Societies joint computer conference","author":"P.J. Denning","year":"1971","unstructured":"Denning, P.J.: On modeling program behavior. In: American Federation of Information Processing Societies joint computer conference, pp. 937\u2013944. ACM, New York (1971)"},{"issue":"1","key":"24_CR26","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1145\/321623.321632","volume":"18","author":"A.V. Aho","year":"1971","unstructured":"Aho, A.V., Denning, P.J., Ullman, J.D.: Principles of optimal page replacement. J. ACM\u00a018(1), 80\u201393 (1971)","journal-title":"J. ACM"},{"issue":"11","key":"24_CR27","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/C-M.1976.218435","volume":"9","author":"J. Spirn","year":"1976","unstructured":"Spirn, J.: Distance string models for program behavior. Computer\u00a09(11), 14\u201320 (1976)","journal-title":"Computer"},{"issue":"4","key":"24_CR28","doi-asserted-by":"publisher","first-page":"388","DOI":"10.1109\/12.135552","volume":"41","author":"D. Thiebaut","year":"1992","unstructured":"Thiebaut, D., Wolf, J., Stone, H.: Synthetic traces for trace-driven simulation of cache memories. IEEE Transactions on Computers\u00a041(4), 388\u2013410 (1992)","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"24_CR29","doi-asserted-by":"publisher","first-page":"184","DOI":"10.1145\/63404.63407","volume":"7","author":"A. Agarwal","year":"1989","unstructured":"Agarwal, A., Hennessy, J., Horowitz, M.: An analytical cache model. ACM Trans. Comput. Syst.\u00a07(2), 184\u2013215 (1989)","journal-title":"ACM Trans. Comput. Syst."},{"key":"24_CR30","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/ISPASS.2004.1291352","volume-title":"IEEE International Symposium on Performance Analysis of Systems and Software","author":"E. Berg","year":"2004","unstructured":"Berg, E., Hagersten, E.: Statcache: a probabilistic approach to efficient and accurate data locality analysis. In: IEEE International Symposium on Performance Analysis of Systems and Software, Washington, DC, USA, pp. 20\u201327. IEEE Computer Society, Los Alamitos (2004)"},{"issue":"4","key":"24_CR31","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1145\/6513.6514","volume":"4","author":"J. Archibald","year":"1986","unstructured":"Archibald, J., Baer, J.L.: Cache coherence protocols: evaluation using a multiprocessor simulation model. ACM Trans. Comput. Syst.\u00a04(4), 273\u2013298 (1986)","journal-title":"ACM Trans. Comput. Syst."},{"key":"24_CR32","doi-asserted-by":"crossref","unstructured":"Hassan, R., Harris, A., Topham, N., Efthymiou, A.: Synthetic trace-driven simulation of cache memory. In: International Conference on Advanced Information Networking and Applications Workshop, May 2007, vol.\u00a01, pp. 764\u2013771 (2007)","DOI":"10.1109\/AINAW.2007.345"},{"key":"24_CR33","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1007\/3-540-44905-1_23","volume-title":"Languages and Compilers for Parallel Computing","author":"C. Cascaval","year":"2000","unstructured":"Cascaval, C., DeRose, L., Padua, D.A., Reed, D.A.: Compile-time based performance prediction. In: Carter, L., Ferrante, J. (eds.) LCPC 1999. LNCS, vol.\u00a01863, pp. 365\u2013379. Springer, Heidelberg (2000)"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13374-9_24.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T22:05:27Z","timestamp":1606169127000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13374-9_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642133732","9783642133749"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13374-9_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}