{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:42:54Z","timestamp":1725565374182},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642134661"},{"type":"electronic","value":"9783642134678"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13467-8_8","type":"book-chapter","created":{"date-parts":[[2010,9,10]],"date-time":"2010-09-10T11:33:37Z","timestamp":1284118417000},"page":"73-88","source":"Crossref","is-referenced-by-count":0,"title":["An Energy Efficient Instruction Prefetching Scheme for Embedded Processors"],"prefix":"10.1007","author":[{"given":"Ji","family":"Gu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"12","key":"8_CR1","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/C-M.1978.218016","volume":"11","author":"A.J. Smith","year":"1978","unstructured":"Smith, A.J.: Sequential program prefetching in memory hierarchies. Computer\u00a011(12), 7\u201321 (1978)","journal-title":"Computer"},{"key":"8_CR2","volume-title":"Computer Architecture: A Quantitative Approach","author":"J.L. Hennessy","year":"2003","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 3rd edn. Elsevier Science Pte Ltd., Amsterdam (2003)","edition":"3"},{"issue":"4","key":"8_CR3","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1109\/92.645068","volume":"5","author":"R.S. Bajwa","year":"1997","unstructured":"Bajwa, R.S., Hiraki, M., Kojima, H., Gorny, D.J., Nitta, K., Shridhar, A., Seki, K., Sasaki, K.: Instruction buffering to reduce power in processors for signal processing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a05(4), 417\u2013424 (1997)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Smith, J.E., Hsu, W.C.: Prefetching in supercomputer instruction caches. In: Proceedings of the 1992 ACM\/IEEE Conference on Supercomputing, pp. 588\u2013597 (1992)","DOI":"10.1109\/SUPERC.1992.236645"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Gornish, E.H., Granston, E.D., Veidenbaum, A.V.: Compiler-directed data prefetching in multiprocessors with memory hierarchies. In: Proceedings of the 4th International Conference on Supercomputing, pp. 354\u2013368 (1990)","DOI":"10.1145\/77726.255176"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Luk, C.K., Mowry, T.C.: Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors. In: Proceedings of the 31st Annual ACM\/IEEE International Symposium on Microarchitecture, pp. 182\u2013194 (1998)","DOI":"10.21236\/ADA352369"},{"issue":"3","key":"8_CR7","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1109\/MM.2005.53","volume":"25","author":"A. Cristal","year":"2005","unstructured":"Cristal, A., Santana, O., Cazorla, F., Galluzzi, M., Ramirez, T., Pericas, M., Valero, M.: Kilo-instruction processors: Overcoming the memory wall. IEEE Micro\u00a025(3), 48\u201357 (2005)","journal-title":"IEEE Micro"},{"issue":"7","key":"8_CR8","doi-asserted-by":"publisher","first-page":"733","DOI":"10.1109\/71.395402","volume":"6","author":"F. Dahlgren","year":"1995","unstructured":"Dahlgren, F., Dubois, M., Stenstroem, P.: Sequential hardware prefetching in shared-memory multiprocessors. IEEE Transactions on Parallel and Distributed Systems\u00a06(7), 733\u2013746 (1995)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P.: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In: Proceedings of the 17th Annual International Symposium on Computer Architecture, pp. 364\u2013373 (1990)","DOI":"10.1145\/325096.325162"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Pierce, J., Mudge, T.: Wrong-path instruction prefetching. In: Proceedings of the 29th Annual ACM\/IEEE International Symposium on Microarchitecture, pp. 165\u2013175 (1996)","DOI":"10.1109\/MICRO.1996.566459"},{"issue":"1-2","key":"8_CR11","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1145\/144965.145006","volume":"23","author":"J.W.C. Fu","year":"1992","unstructured":"Fu, J.W.C., Patel, J.H., Janssens, B.L.: Stride directed prefetching in scalar processors. ACM SIGMICRO Newsletter\u00a023(1-2), 102\u2013110 (1992)","journal-title":"ACM SIGMICRO Newsletter"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Kim, S., Veidenbaum, A.V.: Stride-directed prefetching for secondary caches. In: Proceedings of the 1997 International Conference on Parallel Processing, pp. 314\u2013321 (1997)","DOI":"10.1109\/ICPP.1997.622661"},{"issue":"3","key":"8_CR13","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1147\/rd.413.0265","volume":"41","author":"M.J. Charney","year":"1997","unstructured":"Charney, M.J., Puzak, T.R.: Prefetching and memory system behavior of the spec95 benchmark suite. IBM Journal of Research and Development\u00a041(3), 265\u2013286 (1997)","journal-title":"IBM Journal of Research and Development"},{"issue":"2","key":"8_CR14","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1109\/12.752653","volume":"48","author":"D. Joseph","year":"1999","unstructured":"Joseph, D., Grunwald, D.: Prefetching using markov predictors. IEEE Transactions on Computers\u00a048(2), 121\u2013133 (1999)","journal-title":"IEEE Transactions on Computers"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Hu, Z., Martonosi, M., Kaxiras, S.: Tcp: Tag correlating prefetchers. In: Proceedings of the 9th International Symposium on High-Performance Computer Architecture, pp. 317\u2013326 (2003)","DOI":"10.1109\/HPCA.2003.1183549"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Reinman, G., Calder, B., Austin, T.: Fetch directed instruction prefetching. In: Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture, pp. 16\u201327 (1999)","DOI":"10.1109\/MICRO.1999.809439"},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"Srinivasan, V., Davidson, E.S., Tyson, G.S., Charney, M.J., Puzak, T.R.: Branch history guided instruction prefetching. In: Proceedings of the 7th International Conference on High Performance Computer Architecture, pp. 291\u2013300 (2001)","DOI":"10.1109\/HPCA.2001.903271"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Haga, S., Barua, R.: Execution history guided instruction prefetching. In: Proceedings of the 16th International Conference on Supercomputing, pp. 199\u2013208 (2002)","DOI":"10.1145\/514191.514220"},{"key":"8_CR19","unstructured":"Villarreal, J., Lysecky, R., Cotterell, S., Vahid, F.: A study on the loop behavior of embedded programs. Technical Report UCR-CSE-01-03, University of California, Riverside (2002)"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.: The Simplescalar Tool Set, Version 2.0. tech. report CS-TR-1997-1342, Dept. of Computer Science, Univ. of Wisconsin, Madison (1997)","DOI":"10.1145\/268806.268810"},{"key":"8_CR21","unstructured":"Scott, J., Lee, L.H., Arends, J., Moyer, B.: Designing the low-power m-core architecture. In: International Sympsium on Computer Architecture Power Driven Microarchitecture Workshop, pp. 145\u2013150 (1998)"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: Mibench: A free, commercially representative embedded benchmark suite. In: IEEE 4th Annual Workshop on Workload Characterization, pp. 83\u201394 (2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"Itoh, M., Higaki, S., Takeuchi, Y., Kitajima, A., Imai, M., Sato, J., Shiomi, A.: Peas-iii: An asip design environment. In: Proceedings of the 2000 IEEE International Conference on Computer Design, pp. 430\u2013436 (2000)","DOI":"10.1109\/ICCD.2000.878319"},{"key":"8_CR24","unstructured":"Thoziyoor, S., Muralimanohar, N., Ahn, J.H., Jouppi, N.P.: Cacti: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model. Technical Report HPL-2008-20, HP Laboratories (2008)"}],"container-title":["Communications in Computer and Information Science","Ubiquitous Computing and Multimedia Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13467-8_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T02:38:20Z","timestamp":1606185500000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13467-8_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642134661","9783642134678"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13467-8_8","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2010]]}}}