{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T05:48:21Z","timestamp":1742968101314,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642137075"},{"type":"electronic","value":"9783642137082"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-13708-2_10","type":"book-chapter","created":{"date-parts":[[2010,6,23]],"date-time":"2010-06-23T11:56:06Z","timestamp":1277294166000},"page":"154-167","source":"Crossref","is-referenced-by-count":2,"title":["High Performance GHASH Function for Long Messages"],"prefix":"10.1007","author":[{"given":"Nicolas","family":"M\u00e9loni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"N\u00e9gre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Anwar","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Bajard, J.-C., Imbert, L., Jullien, G.A.: Parallel Montgomery multiplication in GF(2 k ) using trinomial residue arithmetic. In: Proc. 17th IEEE Symposium on Computer Arithmetic (ARITH), pp. 164\u2013171 (2005)","DOI":"10.1109\/ARITH.2005.34"},{"key":"10_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1007\/978-3-540-68164-9_2","volume-title":"Progress in Cryptology \u2013 AFRICACRYPT 2008","author":"P. Bulens","year":"2008","unstructured":"Bulens, P., Standaert, F.-X., Quisquater, J.-J., Pellegrin, P., Rouvroy, G.: Implementation of the AES-128 on virtex-5 FPGAs. In: Vaudenay, S. (ed.) AFRICACRYPT 2008. LNCS, vol.\u00a05023, pp. 16\u201326. Springer, Heidelberg (2008)"},{"issue":"2","key":"10_CR3","doi-asserted-by":"publisher","first-page":"224","DOI":"10.1109\/TC.2007.19","volume":"56","author":"H. Fan","year":"2007","unstructured":"Fan, H., Hasan, M.A.: A new approach to subquadratic space complexity parallel multipliers for extended binary fields. IEEE Transactions on Computers\u00a056(2), 224\u2013233 (2007)","journal-title":"IEEE Transactions on Computers"},{"key":"10_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1007\/11545262_31","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"T. Good","year":"2005","unstructured":"Good, T., Benaissa, M.: AES on FPGA from the fastest to the smallest. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 427\u2013440. Springer, Heidelberg (2005)"},{"issue":"25","key":"10_CR5","doi-asserted-by":"publisher","first-page":"663","DOI":"10.1049\/el:19760508","volume":"12","author":"J.A. Gordon","year":"1976","unstructured":"Gordon, J.A.: Very simple method to find the minimum polynomial of an arbitrary nonzero element of a finite field. Electronics Letters\u00a012(25), 663\u2013664 (1976)","journal-title":"Electronics Letters"},{"key":"10_CR6","first-page":"207","volume-title":"International symposium on Field programmable gate arrays - FPGA","author":"K.U. Jarvinen","year":"2003","unstructured":"Jarvinen, K.U., Tommiska, M.T., Skyttae, J.O.: A fully pipelined memoryless 17.8 Gbps AES-128 encryptor. In: International symposium on Field programmable gate arrays - FPGA, pp. 207\u2013215. ACM, New York (2003)"},{"key":"10_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"227","DOI":"10.1007\/978-3-540-74735-2_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"S. Lemsitzer","year":"2007","unstructured":"Lemsitzer, S., Wolkerstorfer, J., Felber, N., Braendli, M.: Multi-gigabit GCM-AES architecture optimized for FPGAs. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol.\u00a04727, pp. 227\u2013238. Springer, Heidelberg (2007)"},{"key":"10_CR8","unstructured":"Mastrovito, E.D.: VLSI Architectures for Computation in Galois Fields. PhD thesis, Dept. of Electrical Eng., Link ping Univ., Sweden (1991)"},{"key":"10_CR9","unstructured":"McGrew, D.A., Viega, J.: The Galois\/Counter Mode of Operation (GCM) (2005)"},{"key":"10_CR10","unstructured":"NIST. Recommendation for Block Cipher Modes of Operation: Galois\/Counter Mode (GCM) and GMAC (November 2007)"},{"issue":"7","key":"10_CR11","doi-asserted-by":"publisher","first-page":"856","DOI":"10.1109\/12.508323","volume":"45","author":"C. Paar","year":"1996","unstructured":"Paar, C.: A new architecture for a parallel finite field multiplier with low complexity based on composite fields. IEEE Transactions on Computers\u00a045(7), 856\u2013861 (1996)","journal-title":"IEEE Transactions on Computers"},{"key":"10_CR12","unstructured":"Patel, P.: Parallel multiplier designs for the Galois\/counter mode of operation. Master\u2019s thesis, Electrical and Computer Engineering, University of Waterloo (2008)"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Satoh, A.: High-speed hardware architectures for authenticated encryption mode gcm. In: IEEE International Symposium on Circuits and Systems - ISCAS, pp. 4831\u20134834 (2006)","DOI":"10.1109\/ISCAS.2007.378278"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"Satoh, A.: High-speed parallel hardware architecture for Galois counter mode. In: IEEE International Symposium on Circuits and Systems - ISCAS, pp. 1863\u20131866 (2007)","DOI":"10.1109\/ISCAS.2007.378278"},{"key":"10_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1863","DOI":"10.1007\/978-3-540-75496-1_8","volume-title":"Information Security","author":"A. Satoh","year":"2007","unstructured":"Satoh, A., Sugawara, T., Aoki, T.: High-speed pipelined hardware architecture for Galois counter mode. In: Garay, J.A., Lenstra, A.K., Mambo, M., Peralta, R. (eds.) ISC 2007. LNCS, vol.\u00a04779, pp. 1863\u20131866. Springer, Heidelberg (2007)"},{"key":"10_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1007\/978-3-540-45238-6_27","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"F.X. Standaert","year":"2003","unstructured":"Standaert, F.X., Rouvroy, G., Quisquater, J.-J., Legat, J.-D.: Efficient implementation of Rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 334\u2013350. Springer, Heidelberg (2003)"}],"container-title":["Lecture Notes in Computer Science","Applied Cryptography and Network Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-13708-2_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T05:28:25Z","timestamp":1740202105000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-13708-2_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642137075","9783642137082"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-13708-2_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}