{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:53:19Z","timestamp":1725558799093},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642140303"},{"type":"electronic","value":"9783642140310"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-14031-0_38","type":"book-chapter","created":{"date-parts":[[2010,6,28]],"date-time":"2010-06-28T09:50:06Z","timestamp":1277718606000},"page":"348-357","source":"Crossref","is-referenced-by-count":2,"title":["Universal Test Sets for Reversible Circuits"],"prefix":"10.1007","author":[{"given":"Satoshi","family":"Tayu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shota","family":"Fukuyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuichi","family":"Ueno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"6","key":"38_CR1","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"C. Bennett","year":"1973","unstructured":"Bennett, C.: Logical reversiblity of computation. IBM J. Res. Dev.\u00a017(6), 525\u2013532 (1973)","journal-title":"IBM J. Res. Dev."},{"key":"38_CR2","doi-asserted-by":"crossref","unstructured":"Chakraborty, A.: Synthesis of reversible circuits for testing with universal test set and c-testability of reversible iterative logic array. In: Proc. of the 18th International Conference on VLSI Design, pp.249\u2013254 (2005)","DOI":"10.1109\/ICVD.2005.158"},{"issue":"3","key":"38_CR3","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R. Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev.\u00a05(3), 183\u2013191 (1961)","journal-title":"IBM J. Res. Dev."},{"issue":"2","key":"38_CR4","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1088\/0957-4484\/4\/2\/007","volume":"4","author":"R. Merkle","year":"1993","unstructured":"Merkle, R.: Two types of mechanical reversible logic. Nanotechnology\u00a04(2), 114\u2013131 (1993)","journal-title":"Nanotechnology"},{"key":"38_CR5","volume-title":"Quantum Computation and Quantum Information","author":"M. Nielsen","year":"2000","unstructured":"Nielsen, M., Chuang, I.: Quantum Computation and Quantum Information. Cambridge University Press, Cambridge (2000)"},{"issue":"8","key":"38_CR6","doi-asserted-by":"publisher","first-page":"1220","DOI":"10.1109\/TCAD.2004.831576","volume":"23","author":"K. Patel","year":"2004","unstructured":"Patel, K., Hayes, J., Markov, I.: Fault testing for reversible circuits. IEEE Trans. Computer-Aided Design\u00a023(8), 1220\u20131230 (2004)","journal-title":"IEEE Trans. Computer-Aided Design"},{"issue":"3&4","key":"38_CR7","doi-asserted-by":"crossref","first-page":"282","DOI":"10.26421\/QIC8.3-4-4","volume":"8","author":"K. Patel","year":"2008","unstructured":"Patel, K., Markov, I., Hayes, J.: Optimal synthesis of linear reverisible circuits. Quantum Information and Computation\u00a08(3&4), 282\u2013294 (2008)","journal-title":"Quantum Information and Computation"},{"issue":"6","key":"38_CR8","doi-asserted-by":"publisher","first-page":"710","DOI":"10.1109\/TCAD.2003.811448","volume":"22","author":"V. Shende","year":"2003","unstructured":"Shende, V., Prasad, A., Markov, I., Hayes, J.: Synthesis of reversible logic circuits. IEEE Trans. Computer-Aided Design\u00a022(6), 710\u2013722 (2003)","journal-title":"IEEE Trans. Computer-Aided Design"},{"issue":"12","key":"38_CR9","doi-asserted-by":"publisher","first-page":"2770","DOI":"10.1093\/ietisy\/e91-d.12.2770","volume":"E91-D","author":"S. Tayu","year":"2008","unstructured":"Tayu, S., Ito, S., Ueno, S.: On fault testing for reversible circuits. IEICE Trans. Inf. & Syst.\u00a0E91-D(12), 2770\u20132775 (2008)","journal-title":"IEICE Trans. Inf. & Syst."}],"container-title":["Lecture Notes in Computer Science","Computing and Combinatorics"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-14031-0_38.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,30]],"date-time":"2021-10-30T07:44:07Z","timestamp":1635579847000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-14031-0_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642140303","9783642140310"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-14031-0_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}