{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:55:05Z","timestamp":1725558905077},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642142635"},{"type":"electronic","value":"9783642142642"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-14264-2_1","type":"book-chapter","created":{"date-parts":[[2010,7,5]],"date-time":"2010-07-05T05:34:28Z","timestamp":1278308068000},"page":"1-10","source":"Crossref","is-referenced-by-count":1,"title":["Employing Test Suites for Verilog Fault Localization"],"prefix":"10.1007","author":[{"given":"Bernhard","family":"Peischl","sequence":"first","affiliation":[]},{"given":"Naveed","family":"Riaz","sequence":"additional","affiliation":[]},{"given":"Franz","family":"Wotawa","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"1_CR1","volume-title":"Solvable Cases of Decision Problems","author":"W. Ackermann","year":"1954","unstructured":"Ackermann, W.: Solvable Cases of Decision Problems. North Holland, Amsterdam (1954)"},{"key":"1_CR2","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/54.606006","volume":"97","author":"R.C. Aitken","year":"1997","unstructured":"Aitken, R.C.: Modeling the unmodelable: Algorithmic fault diagnosis. IEEE Test and Computes\u00a097, 98\u2013103 (1997)","journal-title":"IEEE Test and Computes"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"de Kleer, J., Mackworth, A.K., Reiter, R.: Characterizing diagnosis and systems. Artificial Intelligence\u00a056 (1992)","DOI":"10.1016\/0004-3702(92)90027-U"},{"issue":"1","key":"1_CR4","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1093\/comjnl\/45.1.27","volume":"45","author":"M.J.C. Gordon","year":"2002","unstructured":"Gordon, M.J.C.: Relating event and trace semantics of hardware description languages. The Computer Journal\u00a045(1), 27\u201336 (2002)","journal-title":"The Computer Journal"},{"key":"1_CR5","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/ETS.2007.9","volume-title":"ETS \u201907: Proceedings of the 12th IEEE European Test Symposium","author":"S. Holst","year":"2007","unstructured":"Holst, S., Wunderlich, H.-J.: Adaptive debug and diagnosis without fault dictionaries. In: ETS \u201907: Proceedings of the 12th IEEE European Test Symposium, Washington, DC, USA, pp. 7\u201312. IEEE Computer Society, Los Alamitos (2007)"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Huang, S.-Y., Cheng, K.-T., Chen, K.-C., Lu, J.-Y.J.: Fault-simulation based design error diagnosis for sequential circuits. In: Proceedings of the 35th Design Automation Conference, San Francisco, CA (June 1998)","DOI":"10.1145\/277044.277207"},{"key":"1_CR7","series-title":"LNAI","first-page":"402","volume-title":"Developments in Applied Artificial Intelligence","author":"B. Peischl","year":"2003","unstructured":"Peischl, B., K\u00f6b, D., Wotawa, F.: Debugging VHDL designs using temporal process instances. In: Chung, P.W.H., Hinde, C.J., Ali, M. (eds.) IEA\/AIE 2003. LNCS (LNAI), vol.\u00a02718, pp. 402\u2013415. Springer, Heidelberg (2003)"},{"key":"1_CR8","series-title":"Studies in Computational Intelligence","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-79355-7_35","volume-title":"Advances in automated source-level debugging of verilog designs","author":"B. Peischl","year":"2008","unstructured":"Peischl, B., Riaz, N., Wotawa, F.: Advances in automated source-level debugging of verilog designs. Studies in Computational Intelligence. Springer, Heidelberg (2008)"},{"key":"1_CR9","unstructured":"Peischl, B., Riaz, N., Wotawa, F.: Model-based reasoning with multiple test cases and its application to debugging. In: 19th International Workshop on Principles of Diagnosis (September 2008)"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Peischl, B., Riaz, N., Wotawa, F.: Test patterns for verilog design error localization. To appear in the Proceedings of the TAIC PART 2009, Windsor, UK (September 2009)","DOI":"10.1109\/TAICPART.2009.37"},{"issue":"1","key":"1_CR11","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDT.2006.5","volume":"23","author":"B. Peischl","year":"2006","unstructured":"Peischl, B., Wotawa, F.: Automated source-level error localization in hardware designs. IEEE Design and Test\u00a023(1), 8\u201319 (2006)","journal-title":"IEEE Design and Test"},{"key":"1_CR12","first-page":"849","volume-title":"Proceedings AAAI","author":"O. Raiman","year":"1991","unstructured":"Raiman, O., de Kleer, J., Saraswat, V., Shirley, M.: Characterizing non-intermittent faults. In: Proceedings AAAI, Anaheim, July 1991, pp. 849\u2013854. Morgan Kaufmann, San Francisco (1991)"},{"issue":"1","key":"1_CR13","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1016\/0004-3702(87)90062-2","volume":"32","author":"R. Reiter","year":"1987","unstructured":"Reiter, R.: A theory of diagnosis from first principles. Artificial Intelligence\u00a032(1), 57\u201395 (1987)","journal-title":"Artificial Intelligence"},{"key":"1_CR14","unstructured":"Riaz, N.: Source-Level Debugging of Verilog Designs. PhD thesis, Technische Universit\u00e4t Graz (November 2008)"},{"key":"1_CR15","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1109\/ETS.2007.16","volume-title":"ETS \u201907: Proceedings of the 12th IEEE European Test Symposium","author":"A. Rousset","year":"2007","unstructured":"Rousset, A., Bosio, A., Girard, P., Landrault, C., Pravossoudovitch, S., Virazel, A.: Derric: A tool for unified logic diagnosis. In: ETS \u201907: Proceedings of the 12th IEEE European Test Symposium, Washington, DC, USA, pp. 13\u201320. IEEE Computer Society, Los Alamitos (2007)"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Staber, S., Fey, G., Bloem, R., Drechsler, R.: Automatic fault localization for property checking. In: Second International Haifa Verification Conference, Haifa, October 2006, pp. 50\u201364 (2006)","DOI":"10.1007\/978-3-540-70889-6_4"},{"key":"1_CR17","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1145\/37888.37889","volume-title":"24th ACM\/IEEE conference proceedings on Design automation conference","author":"L.-T. Wang","year":"1987","unstructured":"Wang, L.-T., Hoover, N.E., Porter, E.H., Zasio, J.J.: Ssim: a software levelized compiled-code simulator. In: 24th ACM\/IEEE conference proceedings on Design automation conference, pp. 2\u20138. ACM Press, New York (1987)"},{"key":"1_CR18","unstructured":"Wotawa, F.: Applying Model-Based Diagnosis to Software Debugging of Concurrent and Sequential Imperative Programming Languages. PhD thesis, Technische Universit\u00e4t Wien (1996)"},{"issue":"4","key":"1_CR19","doi-asserted-by":"publisher","first-page":"331","DOI":"10.1016\/S0954-1810(00)00021-2","volume":"14","author":"F. Wotawa","year":"2000","unstructured":"Wotawa, F.: Debugging VHDL Designs using Model-Based Reasoning. Artificial Intelligence in Engineering\u00a014(4), 331\u2013351 (2000)","journal-title":"Artificial Intelligence in Engineering"},{"issue":"1","key":"1_CR20","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1023\/A:1012821511498","volume":"16","author":"F. Wotawa","year":"2002","unstructured":"Wotawa, F.: Debugging hardware designs using a value-based Model. Applied Intelligence\u00a016(1), 71\u201392 (2002)","journal-title":"Applied Intelligence"}],"container-title":["Lecture Notes in Computer Science","Current Topics in Artificial Intelligence"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-14264-2_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T18:48:32Z","timestamp":1559242112000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-14264-2_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642142635","9783642142642"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-14264-2_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}