{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:55:10Z","timestamp":1725558910832},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642143892"},{"type":"electronic","value":"9783642143908"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-14390-8_9","type":"book-chapter","created":{"date-parts":[[2010,7,7]],"date-time":"2010-07-07T09:11:54Z","timestamp":1278493914000},"page":"80-86","source":"Crossref","is-referenced-by-count":1,"title":["Application Specific Processors for the Autoregressive Signal Analysis"],"prefix":"10.1007","author":[{"given":"Anatolij","family":"Sergiyenko","sequence":"first","affiliation":[]},{"given":"Oleg","family":"Maslennikow","sequence":"additional","affiliation":[]},{"given":"Piotr","family":"Ratuszniak","sequence":"additional","affiliation":[]},{"given":"Natalia","family":"Maslennikowa","sequence":"additional","affiliation":[]},{"given":"Adam","family":"Tomas","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"9_CR1","first-page":"677","volume-title":"Model-Based Signal Processing","author":"F.V. Candy","year":"2006","unstructured":"Candy, F.V.: Model-Based Signal Processing, p. 677. Wiley, Hoboken (2006)"},{"key":"9_CR2","series-title":"Advanced Algorithms and Architectures for Signal Processing III","volume-title":"Proc. SPIE","author":"R.P. Brent","year":"1989","unstructured":"Brent, R.P.: Old and new algorithms for Toeplitz systems. In: Proc. SPIE. Advanced Algorithms and Architectures for Signal Processing III, vol.\u00a0975. SPIE, Bellingham (1989)"},{"key":"9_CR3","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1016\/0743-7315(90)90077-3","volume":"9","author":"A.W. Bojanchuk","year":"1990","unstructured":"Bojanchuk, A.W., Brent, R.P., de Hoog, F.R.: Linearly Connected Arrays for Toeplitz Least-Squares Problems. J. of Parallel and Distributed Computing\u00a09, 261\u2013270 (1990)","journal-title":"J. of Parallel and Distributed Computing"},{"key":"9_CR4","series-title":"Lecture Notes in Computer Science","first-page":"453","volume-title":"Parallel Processing and Applied Mathematics","author":"A. Sergyienko","year":"2002","unstructured":"Sergyienko, A., Maslennikow, O.: Implementation of Givens QR Decomposition inFPGA. In: Wyrzykowski, R., Dongarra, J., Paprzycki, M., Wa\u015bniewski, J. (eds.) PPAM 2001. LNCS, vol.\u00a02328, pp. 453\u2013459. Springer, Heidelberg (2002)"},{"key":"9_CR5","series-title":"Lecture Notes in Computer Science","first-page":"526","volume-title":"Parallel Processing and Applied Mathematics","author":"A. Sergyienko","year":"2006","unstructured":"Sergyienko, A., Maslennikow, O., Lepekha, V.: FPGA Implementation of the Conjugate Gradient Method. In: Wyrzykowski, R., Dongarra, J., Meyer, N., Wa\u015bniewski, J. (eds.) PPAM 2005. LNCS, vol.\u00a03911, pp. 526\u2013533. Springer, Heidelberg (2006)"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Karlstr\u00f6m, P., Ehliar, A., Liu, D.: High performance, low latency FPGA based floating point adder and multiplier units in a Virtex4. In: 24th IEEE Norchip Conf., Link\u00f6ping, Sweden, November 20-21, pp. 31\u201334 (2006)","DOI":"10.1109\/NORCHP.2006.329238"},{"key":"9_CR7","volume-title":"Adaptive Signal Processing","author":"B. Widrow","year":"1985","unstructured":"Widrow, B., Stearns, S.D.: Adaptive Signal Processing. Prentice-Hall, Englewod Clifs (1985)"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Pohl, Z., Matouek, R., Kadlec, J., Tich\u00fd, M., L\u00edcko, M.: Lattice adaptive filter implementation for FPGA. In: Proc. 2003 ACM\/SIGDA 11th Int. Symp., Monterey, California, USA, pp. 246\u2013250 (2003)","DOI":"10.1145\/611817.611877"},{"key":"9_CR9","unstructured":"Hwang, Y.T., Han, J.C.: A novel FPGA design of a high throughput rate adaptive prediction error filter. In: 1st IEEE Asia Pacific Conf. on ASICs, AP-ASIC 1999, pp. 202\u2013205 (1999)"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Lin, A.Y., Gugel, K.S.: Feasibility of fixed-point transversal adaptive filters in FPGA devices with embedded DSP blocks. In: 3rd IEEE IWSOC 2003, pp. 157\u2013160 (2003)","DOI":"10.1109\/IWSOC.2003.1213026"}],"container-title":["Lecture Notes in Computer Science","Parallel Processing and Applied Mathematics"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-14390-8_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T02:52:03Z","timestamp":1606186323000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-14390-8_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642143892","9783642143908"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-14390-8_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}