{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:04:12Z","timestamp":1725566652839},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642148217"},{"type":"electronic","value":"9783642148224"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-14822-4_6","type":"book-chapter","created":{"date-parts":[[2010,9,25]],"date-time":"2010-09-25T07:32:56Z","timestamp":1285399976000},"page":"51-58","source":"Crossref","is-referenced-by-count":0,"title":["A VLIW-Based Post Compilation Framework for Multimedia Embedded DSPs with Hardware Specific Optimizations"],"prefix":"10.1007","author":[{"given":"Meng-Hsuan","family":"Cheng","sequence":"first","affiliation":[]},{"given":"Kenn","family":"Slagter","sequence":"additional","affiliation":[]},{"given":"Tai-Wen","family":"Lung","sequence":"additional","affiliation":[]},{"given":"Yeh-Ching","family":"Chung","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","unstructured":"The Analog Devices, Inc. Website (1995), http:\/\/www.analog.com\/en\/"},{"key":"6_CR2","volume-title":"Compilers Principles, Techniques, and Tools","author":"A.V. Aho","year":"2006","unstructured":"Aho, A.V., Lam, M.S., Sethi, R., Ullman, J.D.: Compilers Principles, Techniques, and Tools, 2nd edn. Addison-Wesley, Reading (2006)","edition":"2"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Bacon, D.F., Graham, S.L., Sharp, O.J.: Compiler Transformations for High-Performance Computing. ACM Computing Surveys (December 1994)","DOI":"10.1145\/197405.197406"},{"key":"6_CR4","unstructured":"Chang, P.P., Mahlke, S.A., Chen, W.Y., Warter, N.J., Hwu, W.W.: IMPACT: An architectural framework for multiple-instruction-issue processors. In: Proc. 18th. Int. Symp. Computer Architecutre (1996)"},{"key":"6_CR5","unstructured":"Falk, H.: Control Flow Optimization by Loop Nest Splitting at the Source Code Level, Research Report No 773 (October 2002)"},{"key":"6_CR6","volume-title":"Embedded Computing: a VLIW approach to architecture, compilers and tools","author":"J.A. Fisher","year":"2005","unstructured":"Fisher, J.A., Faraboschi, P., Young, C.: Embedded Computing: a VLIW approach to architecture, compilers and tools. Morgan Kaufmann, San Francisco (2005)"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Fraser, C.W., Hanson, D.R., Proebsting, T.A.: Engineering a simple, efficient code-generator generator. ACM Letters on Programming Languages and Systems, 213\u2013226","DOI":"10.1145\/151640.151642"},{"key":"6_CR8","unstructured":"The GCC - the gnu compiler collection (1987), http:\/\/gcc.gnu.org\/"},{"key":"6_CR9","unstructured":"Gyllenhaal, J.C., Hwu, W.M., Rau, B.R.: Hmdes version 2.0 specification, Univ., Illinois, Urbana, IL, Tech. Rep. IMPACT (1996)"},{"key":"6_CR10","unstructured":"The H.264\/AVC JM Reference Software, The Image Processing HHI (2006), http:\/\/iphome.hhi.de\/suehring\/tml\/"},{"key":"6_CR11","volume-title":"Computer Architecture: A quantitative approach","author":"J.L. Hennessy","year":"2006","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A quantitative approach, 4th edn. Morgan Kaufmann, San Francisco (2006)","edition":"4"},{"key":"6_CR12","volume-title":"Scalable Vector Processors for Embedded Systems","author":"C.E. Kozyrakis","year":"2003","unstructured":"Kozyrakis, C.E., Patterson, D.A.: Scalable Vector Processors for Embedded Systems. IEEE Computer Society Press, Los Alamitos (2003)"},{"volume-title":"Code Generation for Embedded Processors","year":"1995","key":"6_CR13","unstructured":"Marwedel, Goosens, G. (eds.): Code Generation for Embedded Processors. Kluwer, Norwell (1995)"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Rajagopalan, S., Rajan, S.P., Malik, S., Rigo, S., Araujo, G., Takayama, K.: A Retargetable VLIW Compiler Framework for DSPs With Instruction-Level Parallelism. IEEE Transactions on CAD of IC and System\u00a020(11) (November 2001)","DOI":"10.1109\/43.959861"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Rajagopalan, S., Vachharajani, M., Malik, S.: Handling irregular ILP within conventional VLIW schedulers using artificial resource constraints. In: Proc. Int. Conf. Compilers, Architecture, and Sysnthesis for Embedded Systems, November 2000, pp. 157\u2013164 (2000)","DOI":"10.1145\/354880.354902"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Padua, D.A., Wolfe, M.J.: Advanced Compiler Optimizations for Supercomputers. Communication of the ACM (December 1986)","DOI":"10.1145\/7902.7904"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Zhang, K., Zhang, T., Pande, S.: Binary Translation to Improve Energy Efficiency through Post-pass Register Re-allocation. In: Proceedings of the 4th ACM international conference on Embedded software (2004)","DOI":"10.1145\/1017753.1017769"},{"key":"6_CR18","unstructured":"Zivojnovic, V., Velarde, J.M., Schl\u00e4ger, C., Meyer, H.: DSP-stone: A DSP-oriented benchmarking methodology. In: Proc. Int. Conf. Signal Processing Applications and Technology, October 1994, pp. 715\u2013720 (1994)"},{"key":"6_CR19","unstructured":"Saghir, M.A.R., Chow, P., Lee, C.G.: Application-driven design of DSP architectures and compilers, Acoustics, Speech, and Signal Processing. In: ICASSP-94 (1994)"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"Kumar, R., Gupta, A., Pankaj, B.S., Ghosh, M., Chakrabarti, P.P.: Post-Compilation Optimization for Multiple Gains with Pattern Matching. ACM SIGPLAN Notices (2005)","DOI":"10.1145\/1117303.1117306"},{"key":"6_CR21","doi-asserted-by":"crossref","unstructured":"Liao, S.S., Wang, P.H., Wang, H., Hoflehner, G., Lavery, D., Shen, J.P.: Post-Pass Binary Adaptation for Software-Based Speculative Precomputation. In: ACM PLDI\u201902 (June 2002)","DOI":"10.1145\/512529.512544"},{"key":"6_CR22","doi-asserted-by":"crossref","unstructured":"Angiolini, F., Menichelli, F., Ferrero, A., Benini, L., Oliveri, M.: A Post-Compiler Approach to Scratchpad Mapping of Code. In: International Conference on Compilers, Architectures and Synthesis of Embedded Systems CASES 2004 (September 2004)","DOI":"10.1145\/1023833.1023869"},{"key":"6_CR23","unstructured":"The Analog Devices, Visual DSP++, Website (1995), http:\/\/www.analog.com\/en\/"},{"key":"6_CR24","doi-asserted-by":"crossref","unstructured":"Suzuki, M., Fujinami, N., Fukuoka, T., Watanabe, T., Nakata, I.: SIMD Optimization in COINS Compiler Infrastructure. In: Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems (2005)","DOI":"10.1109\/IWIA.2005.40"}],"container-title":["Lecture Notes in Computer Science","Methods and Tools of Parallel Programming Multicomputers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-14822-4_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T02:57:52Z","timestamp":1606186672000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-14822-4_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642148217","9783642148224"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-14822-4_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}