{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T08:44:29Z","timestamp":1781685869509,"version":"3.54.5"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642148248","type":"print"},{"value":"9783642148255","type":"electronic"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-14825-5_19","type":"book-chapter","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T15:26:20Z","timestamp":1281453980000},"page":"217-229","source":"Crossref","is-referenced-by-count":1,"title":["Extension of Superblock Technique to Hyperblock Using Predicate Hierarchy Graph"],"prefix":"10.1007","author":[{"given":"Sweta","family":"Verma","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ranjit","family":"Biswas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J. B.","family":"Singh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"19_CR1","unstructured":"Verma, S., Biswas, R., Singh, J.B.: Modified Architectural Support for predicate execution of Instruction level parallelism. International Journal of Computer and Electrical Engineering, IJCEE (April 2010)"},{"key":"19_CR2","volume-title":"Compilers: Principles, Techniques and Tools","author":"V. Aho","year":"1986","unstructured":"Aho, V., Sethi, R., Ullman, J.D.: Compilers: Principles, Techniques and Tools. Addison-Wesley Publishing Company, Reading (1986)"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Colwell, R.P., et al.: A VLIW Architecture for a Trace Scheduling Compiler. IEEE trans. on Computers (August 1988)","DOI":"10.1145\/36206.36201"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"Rajagopalan, S., Rajan, S.P., Malik, S., Rigo, S., Araujo, G., Takayama, K.: A Ratargetable VLIW Compiler.Framework for DSP with Instruction Level Parallelism. IEEE Transactions on Computer \u2013Aided Design Of Integrated Circuits and Systems\u00a020(11) (November 2001)","DOI":"10.1109\/43.959861"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Chen, P.-S., Hwang, Y.-S., Ju, R.D.-C., Lee, J.K.: Interprocedural Probabilistic Pointer Analysis. IEEE Transaction on Parallel and Distributed Systems\u00a015(10) (October 2004)","DOI":"10.1109\/TPDS.2004.56"},{"key":"19_CR6","unstructured":"Connors, D.A., August, D.I., Crozier, K.M., Hwu, W.W., Puiatti, J.-M.: An Architecture Framework for Introducing Predicated Execution into EmbeddedMicroprocessors"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Anantaraman, A., Seth, K., Patil, K., Rotenberg, E., Mueller, F.: Virtual simple architecture (VISA): exceeding the complexity limit in safe real-time systems. In: Proceedings of the international symposium on computer architecture (June 2003)","DOI":"10.1145\/859618.859659"},{"key":"19_CR8","unstructured":"Berg, C., Engblom, J., Wilhelm, R.: Requirements for and design of a processor with predictable timing. In: Proceedings of the dagstuhl perspectives workshop on design of systems with predictable behavior (2004)"},{"key":"19_CR9","unstructured":"Deverge, J., Puaut, I.: Safe measurement-based WCET estimation. In: Proceedings of the Euromicro international workshop on WCET analysis (2005)"},{"key":"19_CR10","volume-title":"Embedded computing: a VLIW approach to architecture, compilers, and tools","author":"J.A. Fisher","year":"2005","unstructured":"Fisher, J.A., Faraboschi, P., Young, C.: Embedded computing: a VLIW approach to architecture, compilers, and tools. Kaufmann, Los Altos (2005)"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Cvetanovic, Kessler: Performance analysis of the Alpha 21264-based Compaq ES40 system. In: Notes on Proceedings of the 27th ACM International Symposium on Computer Architecture, Vancouver, Canada (2000)","DOI":"10.1145\/339647.339680"},{"key":"19_CR12","unstructured":"Kunle, Basem, Lance, Ken, Kunyung: The Case for a Single-Chip Multiprocessor, pp. 1\u20132. Computer Systems Laboratory Stanford University"},{"key":"19_CR13","unstructured":"Lipasti, M.H., Shen, J.P.: Exceeding the Dataflow Limit via Value Prediction, Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, 15213"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"Fisher, J.A., Freudenberger, S.M.: Predicting Conditional Branch Directions. From Previous Runs of a Program, pp. 85\u201387","DOI":"10.1145\/143371.143493"},{"key":"19_CR15","unstructured":"Monchiero, M., Palermo, G., di Milano, P.: The Combined Perceptron Branch Predictor. Dipartimento di Elettronica e Informazione Via Ponzio, Milan, Italy fmonchier, Report 04, vol.\u00a034\/5, 20133, 1\u20132"},{"key":"19_CR16","unstructured":"Steven, Luke, Swift, Susan, Henry: An Evaluation of Speculative Instruction Execution on Simultaneous Multithreaded Processors. Levy University of Washington, 1\u20133"},{"key":"19_CR17","unstructured":"Scott-, Combining Branch Predictor. Technical Report. Technical Note TN-36, Digital Equipment Corporation, Western Research Lab. (June 1993)"},{"key":"19_CR18","doi-asserted-by":"crossref","unstructured":"Yeh, T.Y., Patt, Y.N.: A comparison of dynamic branch predictors that use two levels of branch history. In: Proceedings of 20th annual International Symposium. On Computer Architecture, May 1993, pp. 257\u2013266. IEEE and ACM (1993)","DOI":"10.1145\/173682.165161"},{"key":"19_CR19","unstructured":"Hideki, C., Tetsuya, M.: Unconstrained Speculative Execution with Predicated State Buffering. System LSI Laboratory Mitsubishi Electric Corporation 4-1, Mizuhara, Itami, Hyogo, Japan, 664, pp. 126\u2013127"},{"key":"19_CR20","unstructured":"Ofri: Inside Intel\u2019s Core Micro architecture. Setting New Standards for Energy-Efficient Performance. Ofri Wechsler Intel Fellow, Mobility Croup Director, Mobility Microprocessor Architecture Intel Corporation White Paper 06"},{"key":"19_CR21","unstructured":"Packard, H.: Characterizing x86 processors for industry-standard servers: AMD Opteron and Intel Xeon Whitepaper, technology brief, 2nd Edn. Hewlet Packard (2005)"}],"container-title":["Communications in Computer and Information Science","Contemporary Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-14825-5_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,18]],"date-time":"2023-01-18T21:36:47Z","timestamp":1674077807000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-14825-5_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642148248","9783642148255"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-14825-5_19","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"value":"1865-0929","type":"print"},{"value":"1865-0937","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010]]}}}