{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:56:54Z","timestamp":1725562614332},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642148248"},{"type":"electronic","value":"9783642148255"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-14825-5_9","type":"book-chapter","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T11:26:20Z","timestamp":1281439580000},"page":"96-107","source":"Crossref","is-referenced-by-count":5,"title":["Modeling and Simulation of Efficient March Algorithm for Memory Testing"],"prefix":"10.1007","author":[{"given":"Balwinder","family":"Singh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sukhleen Bindra","family":"Narang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun","family":"Khosla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","unstructured":"International Technology Roadmap for Semiconductors, ITRS (2007), http:\/\/public.itrs.net"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Hamdioui, S., Gaydadjiev, G., van de Goor, A.J.: The state-of-art and future trends in testing embedded memories. In: International Workshop on Memory Technology, Design and Testing, pp. 54\u201359 (2004)","DOI":"10.1109\/MTDT.2004.1327984"},{"key":"9_CR3","volume-title":"Integrated circuit test engineering: modern techniques","author":"A. Grout Ian","year":"2006","unstructured":"Grout Ian, A.: Integrated circuit test engineering: modern techniques. Springer, Berlin (2006)"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Riedel, M., Rajski, J.: Fault coverage analysis of RAM test algorithms. In: Proceedings of the 13th IEEE VLSI Test Symposium, pp. 227\u2013234 (1995)","DOI":"10.1109\/VTEST.1995.512642"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Harutunyan, G., Vardanian, V.A., Zorian, Y.: Minimal March Tests for Unlinked Static Faults in Random Access Memories. In: Proceeding of VLSI Test Symposium, pp. 53\u201359 (2005)","DOI":"10.1109\/VTS.2005.56"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Benso, A., Bosio, A., Di Carlo, S., Di Natale, G., Prinetto, P.: March AB, March AB1: New March Tests for Unlinked Dynamic Memory Faults. In: Proceeding of International Test Conference, pp. 841\u2013848 (2005)","DOI":"10.1109\/TEST.2005.1584047"},{"issue":"12","key":"9_CR7","doi-asserted-by":"publisher","first-page":"1630","DOI":"10.1109\/TC.2006.203","volume":"55","author":"S. Hamdioui","year":"2006","unstructured":"Hamdioui, S., Al-Ars, Z., van de Goor, A.J.: Opens and Delay Faults in CMOS RAM Address Decoders. IEEE Transactions on Computers\u00a055(12), 1630\u20131639 (2006)","journal-title":"IEEE Transactions on Computers"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Harutunyan, G., Vardanian, V.A., Zorian, Y.: Minimal March Test Algorithm for Detection of Linked Static Faults in Random Access Memories. In: Proceeding. of VLSI Test Symposium, pp. 120\u2013127 (2006)","DOI":"10.1109\/VTS.2006.46"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Hamdioui, S., van de Goor, A.J., Rodgers, M.: March SS: A Test or All Static Simple RAM Faults. In: Proc. of MTDT, pp. 95\u2013100 (2002)","DOI":"10.1109\/MTDT.2002.1029769"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Haron, N.Z., Yunus, S.A.M., Aziz, A.S.A.: Modeling and simulation of microcode Memory Built In Self Test architecture for embedded memories. In: International Symposium on Communications and Information Technologies, pp. 136\u2013139 (2007)","DOI":"10.1109\/ISCIT.2007.4392000"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Lu, J.-M., Wu, C.-W.: Cost and benefit models for logic and memory BIST Design. In: Proceedings of Automation and Test in Europe Conference, pp. 27\u201330 (2000)","DOI":"10.1145\/343647.343900"},{"key":"9_CR12","unstructured":"Cheng Allen, C.: Comprehensive Study on designing Memory BIST: Algorithms, implementations and Trade-offs. In: EECS 579, 48109\u20132122. University of Michigan, Ann Arbor (2002)"},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"Zarrineh, K., Upadhyaya, S.J.: On programmable memory built-in self test architectures, Design, Automation and Test. In: Proceedings Europe Conference and Exhibition, pp. 708\u2013713 (1999)","DOI":"10.1145\/307418.307593"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Al-Ars, Z., van de Goor, A.J.: Static and Dynamic Behavior of Memory Cell Array Opens and Shorts in Embedded DRAMs. In: Proceedings of DATE, pp. 401\u2013406 (2001)","DOI":"10.1109\/DATE.2001.915069"},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"Van de Goor, A.J., Gayadadjiev, G.N., Yarmolik, V.N., Mikitjuk, V.G.: March LR: A Test for Realistic Linked Faults. In: 16th IEEE VLSI ISE 9.2i Software Test Symposium, pp. 272\u2013280 (1996)","DOI":"10.1109\/VTEST.1996.510868"},{"key":"9_CR16","unstructured":"Rochit, R.: System-on-a-Chip: Design and Test, pp. 155\u2013177. Artech house. Inc., Norwood (2000)"},{"key":"9_CR17","unstructured":"Xilinx Manuals, http:\/\/www.xilinx.com\/itp\/xilinx92\/books\/manuals.pdf"}],"container-title":["Communications in Computer and Information Science","Contemporary Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-14825-5_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T08:39:16Z","timestamp":1619771956000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-14825-5_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642148248","9783642148255"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-14825-5_9","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2010]]}}}