{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T16:32:22Z","timestamp":1777653142952,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642150302","type":"print"},{"value":"9783642150319","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15031-9_18","type":"book-chapter","created":{"date-parts":[[2010,8,7]],"date-time":"2010-08-07T11:34:35Z","timestamp":1281180875000},"page":"264-278","source":"Crossref","is-referenced-by-count":37,"title":["Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs"],"prefix":"10.1007","author":[{"given":"Kris","family":"Gaj","sequence":"first","affiliation":[]},{"given":"Ekawat","family":"Homsirikamol","sequence":"additional","affiliation":[]},{"given":"Marcin","family":"Rogawski","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"18_CR1","unstructured":"Nechvatal, J., et al.: Report on the Development of the Advanced Encryption Standard (AES), \n                    \n                      http:\/\/csrc.nist.gov\/archive\/aes\/round2\/r2report.pdf"},{"key":"18_CR2","unstructured":"NESSIE, \n                    \n                      https:\/\/www.cosic.esat.kuleuven.be\/nessie\/"},{"key":"18_CR3","unstructured":"eSTREAM, \n                    \n                      http:\/\/www.ecrypt.eu.org\/stream\/"},{"key":"18_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1007\/3-540-45353-9_8","volume-title":"Topics in Cryptology - CT-RSA 2001","author":"K. Gaj","year":"2001","unstructured":"Gaj, K., Chodowiec, P.: Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays. In: Naccache, D. (ed.) CT-RSA 2001. LNCS, vol.\u00a02020, pp. 84\u201399. Springer, Heidelberg (2001)"},{"key":"18_CR5","unstructured":"Hwang, D., Chaney, M., Karanam, S., Ton, N., Gaj, K.: Comparison of FPGA-targeted Hardware Implementations of eSTREAM Stream Cipher Candidates. In: State of the Art of Stream Ciphers Workshop, SASC 2008, February, pp. 151\u2013162 (2008)"},{"key":"18_CR6","unstructured":"Good, T., Benaissa, M.: Hardware Performance of eStream Phase-III Stream Cipher Candidates. In: State of the Art of Stream Ciphers Workshop, SASC 2008, February 2008, pp. 163\u2013173 (2008)"},{"key":"18_CR7","unstructured":"SHA-3 Contest, \n                    \n                      http:\/\/csrc.nist.gov\/groups\/ST\/hash\/sha-3\/index.html"},{"key":"18_CR8","unstructured":"SHA-3 Zoo, \n                    \n                      http:\/\/ehash.iaik.tugraz.at\/wiki\/TheSHA-3Zoo"},{"key":"18_CR9","unstructured":"Drimer, S.: Security for Volatile FPGAs. ch. 5: The Meaning and Reproducibility of FPGA Results. Ph.D. Dissertation, University of Cambridge, Computer Laboratory, uCAM-CL-TR-763 (Nov 2009)"},{"key":"18_CR10","unstructured":"SHA-3 Hardware Implementations, \n                    \n                      http:\/\/ehash.iaik.tugraz.at\/wiki\/SHA-3_Hardware_Implementations"},{"key":"18_CR11","unstructured":"Tilich, S., et al.: High-speed Hardware Implementations of Blake, Blue Midnight Wish, Cubehash, ECHO, Fugue, Groestl, Hamsi, JH, Keccak, Luffa, Shabal, Shavite-3, SIMD, and Skein. Cryptology, ePrint Archive, Report 2009\/510 (2009)"},{"key":"18_CR12","unstructured":"Kobayashi, K., et al.: Evaluation of Hardware Performance for the SHA-3 Candidates Using SASEBO-GII. Cryptology, ePrint Archive, Report 2010\/010 (2010)"},{"key":"18_CR13","unstructured":"ECRYPT Benchmarking of Cryptographic Systems, \n                    \n                      http:\/\/bench.cr.yp.to"},{"key":"18_CR14","unstructured":"CERG GMU Group: Hardware Interface of a Secure Hash Algorithm (SHA), \n                    \n                      http:\/\/cryptography.gmu.edu\/athena\/index.php?id=interfaces"},{"key":"18_CR15","first-page":"343","volume-title":"Digital Signal Processing with Field Programmable Gate Arrays, ch. 6, 7","author":"U. Meyer-Baese","year":"2007","unstructured":"Meyer-Baese, U.: Digital Signal Processing with Field Programmable Gate Arrays, ch. 6, 7, 3rd edn., pp. 343\u2013475. Springer, Heidelberg (2007)","edition":"3"},{"key":"18_CR16","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-00174-5","volume-title":"Introduction to Coding Theory","author":"J.H. Lint van","year":"1992","unstructured":"van Lint, J.H.: Introduction to Coding Theory, 2nd edn. Springer, Heidelberg (1992)","edition":"2"},{"key":"18_CR17","doi-asserted-by":"publisher","first-page":"235","DOI":"10.1007\/978-0-387-71817-0_10","volume-title":"Cryptographic Engineering, ch. 10","author":"K. Gaj","year":"2009","unstructured":"Gaj, K., Chodowiec, P.: FPGA and ASIC Implementations of AES. In: Cryptographic Engineering, ch. 10, pp. 235\u2013294. Springer, Heidelberg (2009)"},{"key":"18_CR18","unstructured":"ATHENa Project Website, \n                    \n                      http:\/\/cryptography.gmu.edu\/athena"},{"key":"18_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"298","DOI":"10.1007\/11894063_24","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"R. Chaves","year":"2006","unstructured":"Chaves, R., Kuzmanov, G., Sousa, L., Vassiliadis, S.: Improving SHA-2 Hardware Implementations. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol.\u00a04249, pp. 298\u2013310. Springer, Heidelberg (2006)"},{"key":"18_CR20","doi-asserted-by":"publisher","first-page":"999","DOI":"10.1109\/TVLSI.2008.2000450","volume":"16","author":"R. Chaves","year":"2008","unstructured":"Chaves, R., Kuzmanov, G., Sousa, L., Vassiliadis, S.: Cost Efficient SHA Hardware Accelerators. IEEE Trans. Very Large Scale Integration Systems\u00a016, 999\u20131008 (2008)","journal-title":"IEEE Trans. Very Large Scale Integration Systems"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems, CHES 2010"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15031-9_18.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T08:45:14Z","timestamp":1619772314000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15031-9_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642150302","9783642150319"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15031-9_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010]]}}}