{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,11]],"date-time":"2026-11-11T07:01:03Z","timestamp":1794380463946,"version":"4.9.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642152764","type":"print"},{"value":"9783642152771","type":"electronic"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15277-1_26","type":"book-chapter","created":{"date-parts":[[2010,8,30]],"date-time":"2010-08-30T09:27:55Z","timestamp":1283160475000},"page":"268-279","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Scalable Object-Aware Hardware Transactional Memory"],"prefix":"10.1007","author":[{"given":"Behram","family":"Khan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthew","family":"Horsnell","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mikel","family":"Lujan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ian","family":"Watson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"26_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1007\/978-3-540-69501-1_21","volume-title":"Algorithms and Architectures for Parallel Processing","author":"M. Ansari","year":"2008","unstructured":"Ansari, M., Kotselidis, C., Watson, I., Kirkham, C., Luj\u00e1n, M., Jarvis, K.: Lee-TM: A non-trivial benchmark suite for transactional memory. In: Bourgeois, A.G., Zheng, S.Q. (eds.) ICA3PP 2008. LNCS, vol.\u00a05022, pp. 196\u2013207. Springer, Heidelberg (2008)"},{"key":"26_CR2","doi-asserted-by":"crossref","unstructured":"Scherer III, W.N., Scott, M.L.: Advanced Contention Management for Dynamic Software Transactional Memory. In: 24th ACM Symp. on Principles of Distributed Computing (2005)","DOI":"10.1145\/1073814.1073861"},{"key":"26_CR3","doi-asserted-by":"crossref","unstructured":"Khan, B., Horsnell, M., Rogers, I., Luj\u00e1n, M., Dinn, A., Watson, I.: A First Insight into Object-Aware Hardware Transactional Memory. In: Proc. SPAA (2008)","DOI":"10.1145\/1378533.1378552"},{"key":"26_CR4","doi-asserted-by":"crossref","unstructured":"Khan, B., Horsnell, M., Rogers, I., Luj\u00e1n, M., Dinn, A., Watson, I.: An Object-Aware Hardware Transactional Memory System. In: Proc. HPCC (2008)","DOI":"10.1145\/1378533.1378552"},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"Minh, C., Trautmann, M., Chung, J., McDonald, A., Bronson, N., Casper, J., Kozyrakis, C., Olukotun, K.: An effective hybrid transactional memory system with strong isolation guarantees. In: Proc. ISCA, pp. 69\u201380 (2007)","DOI":"10.1145\/1273440.1250673"},{"key":"26_CR6","doi-asserted-by":"crossref","unstructured":"Moore, K., Bobba, J., Moravan, M., Hill, M., Wood, D.: LogTM: Log-based transactional memory. In: Proc. HPCA, pp. 258\u2013269 (2006)","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"26_CR7","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Goodman, J.R.: Transactional Lock-Free Execution of Lock-Based Programs. In: Proc. of the Tenth Intl. Conference on Architectural Support for Programming Languages and Operating Systems (2002)","DOI":"10.1145\/605397.605399"},{"key":"26_CR8","doi-asserted-by":"crossref","unstructured":"Watson, I., Kirkham, C., Luj\u00e1n, M.: A study of a transactional parallel routing algorithm. In: Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, pp. 388\u2013398 (2007)","DOI":"10.1109\/PACT.2007.4336228"},{"key":"26_CR9","unstructured":"Williams, I.: Object-Based Memory Architecture. PhD thesis, Department of Computer Science, University of Manchester (1989)"},{"issue":"2","key":"26_CR10","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1016\/j.scico.2006.02.007","volume":"62","author":"G. Wright","year":"2006","unstructured":"Wright, G., Seidl, M., Wolczko, M.: An Object-aware Memory Architecture. Science of Computer Programming\u00a062(2), 145\u2013163 (2006)","journal-title":"Science of Computer Programming"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2010 - Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15277-1_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T02:15:00Z","timestamp":1740449700000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15277-1_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642152764","9783642152771"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15277-1_26","relation":{"is-part-of":[{"id-type":"doi","id":"https:\/\/doi.org\/10.1007\/978-3-642-15277-1","asserted-by":"object"}]},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}