{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T14:53:57Z","timestamp":1743000837229,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":35,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642152764"},{"type":"electronic","value":"9783642152771"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15277-1_27","type":"book-chapter","created":{"date-parts":[[2010,8,30]],"date-time":"2010-08-30T13:27:55Z","timestamp":1283174875000},"page":"280-291","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Address Mapping of Shared Cache for On-Chip Many-Core Architecture"],"prefix":"10.1007","author":[{"given":"Fenglong","family":"Song","sequence":"first","affiliation":[]},{"given":"Dongrui","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Zhiyong","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Junchao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Weizhi","family":"Xu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"27_CR1","doi-asserted-by":"crossref","unstructured":"Gonz\u00e1lez, A., Valero, M., et al.: Eliminating cache conflict misses through XOR-based placement functions. In: ICS\u201911, pp. 76\u201383 (1997)","DOI":"10.1145\/263580.263599"},{"key":"27_CR2","doi-asserted-by":"crossref","unstructured":"Seznec, A.: A Case for Two-Way Skewed Associative Caches. In: ISCA 1993, pp. 169\u2013178 (1993)","DOI":"10.1145\/173682.165152"},{"key":"27_CR3","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Pudar, S.: Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct-Mapped Caches. In: ISCA 1993, pp. 179\u2013190 (1993)","DOI":"10.1145\/173682.165153"},{"key":"27_CR4","unstructured":"Beckmann, B.M., Wood, D.A.: Managing Wire Delay in Large Chip-Multiprocessor Caches. In: Micro\u201937 (2004)"},{"key":"27_CR5","doi-asserted-by":"crossref","unstructured":"Kim, C., Burger, D., Keckler, S.: An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In: ASPLOS 2002 (2002)","DOI":"10.1145\/605397.605420"},{"issue":"3","key":"27_CR6","first-page":"4","volume":"38","author":"D.A. Fotland","year":"1987","unstructured":"Fotland, D.A., et al.: Hardware Design of the First HP Precision Architecture Computers. Hewlet-Packard Journal\u00a038(3), 4\u201317 (1987)","journal-title":"Hewlet-Packard Journal"},{"issue":"1","key":"27_CR7","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1145\/773365.773369","volume":"31","author":"G. Almasi","year":"2003","unstructured":"Almasi, G., et al.: Dissecting Cyclops: A Detailed Analysis of a Multithreaded Architecture. ACM SIGARCH Computer Architecture News\u00a031(1), 26\u201338 (2003)","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"1","key":"27_CR8","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/B:SUPE.0000014800.27383.8f","volume":"28","author":"G.E. Suh","year":"2004","unstructured":"Suh, G.E., Rudolph, L., Devadas, S.: Dynamic Partitioning of Shared Cache Memory. The Journal of Supercomputing\u00a028(1), 7\u201326 (2004)","journal-title":"The Journal of Supercomputing"},{"key":"27_CR9","doi-asserted-by":"publisher","first-page":"943","DOI":"10.1109\/TC.1985.6312198","volume":"C-34","author":"G.F. Pfister","year":"1985","unstructured":"Pfister, G.F., Norton, V.A.: \u2018Hot-spot\u2019 contention and combining in multistage interconnection networks. IEEE Trans. Comput.\u00a0C-34, 943\u2013948 (1985)","journal-title":"IEEE Trans. Comput."},{"key":"27_CR10","doi-asserted-by":"crossref","unstructured":"Vandierendonck, H., Manet, P., Legat, J.: Application-specific reconfigurable XOR-indexing to eliminate cache conflict misses. In: DATE 2006, pp. 357\u2013362 (2006)","DOI":"10.1109\/DATE.2006.243736"},{"key":"27_CR11","doi-asserted-by":"crossref","unstructured":"Vandierendonck, H., Bosschere, K.: Constructing Optimal XOR-Functions to Minimize Cache Conflict Misses. In: ARCS 2008, pp. 261\u2013271 (2008)","DOI":"10.1007\/978-3-540-78153-0_20"},{"key":"27_CR12","doi-asserted-by":"crossref","unstructured":"Vandierendonck, H., Bosschere, K.: XOR-based Hash Functions. IEEE Transactions on Computer\u00a054(7) (July 2005)","DOI":"10.1109\/TC.2005.122"},{"key":"27_CR13","unstructured":"Frailong, J.M., Jalby, W., Lenfant, J.: XOR Schemes: A Flexible Data Organization in Parallel Memories. In: ICPP 1985, pp. 276\u2013283 (1985)"},{"key":"27_CR14","unstructured":"Asanovic, K., et al.: The Landscape of Parallel Computing Research: A View from Berkeley, Technical Report No.UCB\/EECS-2006-183, December 18 (2006)"},{"key":"27_CR15","doi-asserted-by":"crossref","unstructured":"Olukotun, K., et al.: The Case for a Single-Chip Multiprocessor. In: Proceedings Seventh ASPLOLS VII, Cambridge, MA (October 1996)","DOI":"10.1145\/237090.237140"},{"key":"27_CR16","doi-asserted-by":"crossref","unstructured":"Seiler, L., Carmean, D., et al.: Larrabee: a Many-Core X86 Architecture for Visual Computing. In: SIGGRAPH 2008, Los Angeles, California (2008)","DOI":"10.1109\/HOTCHIPS.2008.7476560"},{"key":"27_CR17","unstructured":"Kharbutli, M., Irwin, K., Solihin, Y., Lee, J.: Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses. In: HPCA 2004 (2004)"},{"key":"27_CR18","doi-asserted-by":"crossref","unstructured":"Kharbutli, M., Solihin, Y., Lee, J.: Eliminating Conflict Misses Using Prime Number-Based Cache Indexing. IEEE Transactions on Computers\u00a054(5) (May 2005)","DOI":"10.1109\/TC.2005.79"},{"key":"27_CR19","doi-asserted-by":"crossref","unstructured":"Kandemir, M., Li, F., et al.: A Novel Migratrion-Based NUCA Design for Chip Multiprocessors. In: SC 2008, Austin, Texas (November 2008)","DOI":"10.1109\/SC.2008.5216918"},{"key":"27_CR20","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Patt, Y.N.: Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In: MICRO 2006 (2006)","DOI":"10.1109\/MICRO.2006.49"},{"key":"27_CR21","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P.: Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers. In: ISCA 1990, pp. 364\u2013373 (1990)","DOI":"10.1145\/325096.325162"},{"key":"27_CR22","doi-asserted-by":"crossref","unstructured":"Gao, Q.S.: The Chinese Remainder Theorem and the Prime Memory System. In: ISCA 1993, pp. 337\u2013340 (1993)","DOI":"10.1145\/173682.165172"},{"key":"27_CR23","unstructured":"Yang, Q.: Introducing a Conflict-free Cache Design. In: Tao, L., Li, T. (eds.) Practical Aspects of Parallel Computing, pp. 19\u201333. International Academic Publishers (1995)"},{"key":"27_CR24","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., et al.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: ISCA 1995, pp. 24\u201336 (1995)","DOI":"10.1145\/225830.223990"},{"key":"27_CR25","unstructured":"Kim, S., Chandra, D., Solihin, Y.: Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In: PACT 2004 (2004)"},{"key":"27_CR26","doi-asserted-by":"publisher","first-page":"2005","DOI":"10.1016\/j.camwa.2007.07.008","volume":"55","author":"S. Cho","year":"2008","unstructured":"Cho, S., Choi, U., et al.: Design of new XOR-based hash functions for cache memories. Computers and Mathematics with Applications\u00a055, 2005\u20132011 (2008)","journal-title":"Computers and Mathematics with Applications"},{"key":"27_CR27","unstructured":"Ding, X., Nikolopoulos, D.S., et al.: MESA: reducing cache conflicts by integrating static and run-time methods. In: ISPASS 2006, pp. 189\u2013198 (2006)"},{"key":"27_CR28","doi-asserted-by":"publisher","first-page":"1948","DOI":"10.1093\/bioinformatics\/bth186","volume":"20","author":"Y. Fu","year":"2004","unstructured":"Fu, Y., Yang, Q., et al.: Exploiting the kernel trick to correlate fragment ions for peptide identification via tandem mass spectrometry. Bioinformatics\u00a020, 1948\u20131954 (2004)","journal-title":"Bioinformatics"},{"key":"27_CR29","doi-asserted-by":"publisher","first-page":"162","DOI":"10.1006\/jpdc.1995.1038","volume":"25","author":"Z. Liu","year":"1995","unstructured":"Liu, Z., Li, X.: XOR Storage Schemes for Frequently Used Data Patterns. Journal of Parallel and Distributed Computing\u00a025, 162\u2013173 (1995)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"27_CR30","unstructured":"Liu, Z., Li, E., Qiao, X.: Technique and mechanism of Address Mapping in Cache (Chinese Patent NO.:ZL97120245.1), November 6 (1997)"},{"key":"27_CR31","doi-asserted-by":"crossref","unstructured":"Zhang, Z., Zhu, Z., Zhang, X.: A Permutation-based Page Interleaving Scheme to Reduce Row-Buffer Conflicts and Exploit Data Locality. In: Micro 2000, pp. 32\u201341 (2000)","DOI":"10.1145\/360128.360134"},{"key":"27_CR32","doi-asserted-by":"crossref","unstructured":"Chishti, Z., Powell, M.D., Vijaykumar, T.N.: Optimizing replication, communication, and capacity allocation in CMPs. In: ISCA 2005, pp. 357\u2013368 (2005)","DOI":"10.1145\/1080695.1070001"},{"key":"27_CR33","doi-asserted-by":"crossref","unstructured":"Song, F., Liu, Z., et al.: Design of New Hash Mapping Functions. In: IEEE CIT 2009, pp. 45\u201350 (2009)","DOI":"10.1109\/CIT.2009.51"},{"issue":"6","key":"27_CR34","doi-asserted-by":"publisher","first-page":"1061","DOI":"10.1007\/s11390-009-9295-3","volume":"24","author":"D. Fan","year":"2009","unstructured":"Fan, D., et al.: Godson-T: An Efficient Many-Core Architecture for Parallel Program Executions. Journal of Computer Science and Technology\u00a024(6), 1061\u20131073 (2009)","journal-title":"Journal of Computer Science and Technology"},{"key":"27_CR35","doi-asserted-by":"crossref","unstructured":"Taylor, M.B., et al.: Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams. In: ISCA-31 (June 2004)","DOI":"10.1145\/1028176.1006733"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2010 - Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15277-1_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T14:15:03Z","timestamp":1589897703000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15277-1_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642152764","9783642152771"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15277-1_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}