{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T15:48:25Z","timestamp":1743004105409,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642152764"},{"type":"electronic","value":"9783642152771"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15277-1_28","type":"book-chapter","created":{"date-parts":[[2010,8,30]],"date-time":"2010-08-30T13:27:55Z","timestamp":1283174875000},"page":"292-303","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Thread Owned Block Cache: Managing Latency in Many-Core Architecture"],"prefix":"10.1007","author":[{"given":"Fenglong","family":"Song","sequence":"first","affiliation":[]},{"given":"Zhiyong","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Dongrui","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Shibin","family":"Tang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"28_CR1","doi-asserted-by":"crossref","unstructured":"Kim, C., Burger, D., et al.: An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In: ASPLOS 2002 (2002)","DOI":"10.1145\/605397.605420"},{"key":"28_CR2","doi-asserted-by":"crossref","unstructured":"Zhang, C.: Balanced cache: Reducing conflict misses of direct-mapped caches. In: ISCA 2006 (2006)","DOI":"10.1145\/1150019.1136499"},{"issue":"1","key":"28_CR3","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1145\/773365.773369","volume":"31","author":"G. Almasi","year":"2003","unstructured":"Almasi, G., et al.: Dissecting Cyclops: A Detailed Analysis of a Multithreaded Architecture. ACM SIGARCH Computer Architecture News\u00a031(1), 26\u201338 (2003)","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"1","key":"28_CR4","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/B:SUPE.0000014800.27383.8f","volume":"28","author":"G.E. Suh","year":"2004","unstructured":"Suh, G.E., Rudolph, L., Devadas, S.: Dynamic Partitioning of Shared Cache Memory. The Journal of Supercomputing\u00a028(1), 7\u201326 (2004)","journal-title":"The Journal of Supercomputing"},{"key":"28_CR5","doi-asserted-by":"publisher","first-page":"943","DOI":"10.1109\/TC.1985.6312198","volume":"C-34","author":"G.F. Pfister","year":"1985","unstructured":"Pfister, G.F., Norton, V.A.: \u2018Hot-spot\u2019 contention and combining in multistage interconnection networks. IEEE Trans. Comput.\u00a0C-34, 943\u2013948 (1985)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"28_CR6","doi-asserted-by":"publisher","first-page":"413","DOI":"10.1145\/502912.502913","volume":"19","author":"J.D. Collins","year":"2001","unstructured":"Collins, J.D., Tullsen, D.M.: Runtime identification of cache conflict misses: The adaptive miss buffer. ACM Trans. Comput. Syst.\u00a019(4), 413\u2013439 (2001)","journal-title":"ACM Trans. Comput. Syst."},{"key":"28_CR7","doi-asserted-by":"crossref","unstructured":"Huh, J., Kim, C., Shafi, H., et al.: A NUCA substrate for flexible CMP cache sharing. In: ICS 2005, June 20-22 (2005)","DOI":"10.1145\/1088149.1088154"},{"key":"28_CR8","doi-asserted-by":"crossref","unstructured":"Chang, J., Sohi, G.S.: Cooperative Caching for Chip Multiprocessors. In: ISCA 2006 (2006)","DOI":"10.1145\/1150019.1136509"},{"key":"28_CR9","doi-asserted-by":"crossref","unstructured":"Chang, J., Sohi, G.S.: Cooperative Cache Partitioning for Chip Multiprocessors. In: ICS 2007 (2007)","DOI":"10.1145\/1274971.1275005"},{"key":"28_CR10","unstructured":"Asanovic, K., et al.: The Landscape of Parallel Computing Research: A View from Berkeley, Technical Report No.UCB\/EECS-2006-183, December 18 (2006)"},{"key":"28_CR11","doi-asserted-by":"crossref","unstructured":"Olukotun, K., et al.: The Case for a Single-Chip Multiprocessor. In: ASPLOLS VII (October 1996)","DOI":"10.1145\/237090.237140"},{"key":"28_CR12","doi-asserted-by":"crossref","unstructured":"Taylor, M.B., et al.: Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and Streams. In: ISCA-31 (June 2004)","DOI":"10.1145\/1028176.1006733"},{"key":"28_CR13","doi-asserted-by":"crossref","unstructured":"Kandemir, M., Li, F., et al.: A Novel Migratrion-Based NUCA Design for Chip Multiprocessors. In: SC 2008, Austin, Texas (November 2008)","DOI":"10.1109\/SC.2008.5216918"},{"key":"28_CR14","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K.: Adaptive Spill-Receive for Robust High-Performance Caching in CMPs. In: HPCA 2009 (2009)","DOI":"10.1109\/HPCA.2009.4798236"},{"key":"28_CR15","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Patt, Y.N.: Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In: MICRO 2006 (2006)","DOI":"10.1109\/MICRO.2006.49"},{"issue":"10","key":"28_CR16","first-page":"1896","volume":"32","author":"F. Song","year":"2009","unstructured":"Song, F., Liu, Z., et al.: An Implicitly Dynamic Shared Cache Isolation in Many-Core Architecture. Chinese Journal of Computer\u00a032(10), 1896\u20131904 (2009)","journal-title":"Chinese Journal of Computer"},{"key":"28_CR17","doi-asserted-by":"crossref","unstructured":"Zhang, M., Asanovic, K.: Victim Migration: Dynamically Adapting Between Private and Shared CMP Caches. MIT-CSAIL-TR-2005-064, MIT-LCS-TR-1006, October 10 (2005)","DOI":"10.21236\/ADA466772"},{"key":"28_CR18","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P.: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In: ISCA 1990 (1990)","DOI":"10.1145\/325164.325162"},{"key":"28_CR19","doi-asserted-by":"crossref","unstructured":"Topham, N., et al.: The design and performance of a conflict-avoiding cache. In: Proc. of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture, pp. 71\u201380 (1997)","DOI":"10.1109\/MICRO.1997.645799"},{"key":"28_CR20","unstructured":"Hardavellas, N., et al.: R-NUCA: Data Placement in Distributed Shared Caches. In: ISCA 2009 (2009)"},{"key":"28_CR21","doi-asserted-by":"crossref","unstructured":"Kongetira, P., Aingaran, K., et al.: Niagara: a 32-Way Multithreaded Sparc Processor. In: HotChips\u201916 (2005)","DOI":"10.1109\/MM.2005.35"},{"key":"28_CR22","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., et al.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: ISCA 1995, pp. 24\u201336 (June 1995)","DOI":"10.1145\/225830.223990"},{"key":"28_CR23","unstructured":"Kim, S., Chandra, D., Solihin, Y.: Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In: PACT 2004 (2004)"},{"key":"28_CR24","doi-asserted-by":"crossref","unstructured":"Srikantaiah, S., Kandemir, M., Irwin, M.J.: Adaptive set pinning: Managing shared caches in chip multiprocessors. In: ASPLOS 2008 (2008)","DOI":"10.1145\/1346281.1346299"},{"issue":"6","key":"28_CR25","doi-asserted-by":"publisher","first-page":"1061","DOI":"10.1007\/s11390-009-9295-3","volume":"24","author":"D. Fan","year":"2009","unstructured":"Fan, D., et al.: Godson-T: An Efficient Many-Core Architecture for Parallel Program Executions. Journal of Computer Science and Technology\u00a024(6), 1061\u20131073 (2009)","journal-title":"Journal of Computer Science and Technology"},{"key":"28_CR26","doi-asserted-by":"publisher","first-page":"1948","DOI":"10.1093\/bioinformatics\/bth186","volume":"20","author":"Y. Fu","year":"2004","unstructured":"Fu, Y., et al.: Exploiting the kernel trick to correlate fragment ions for peptide identification via tandem mass spectrometry. Bioinformatics\u00a020, 1948\u20131954 (2004)","journal-title":"Bioinformatics"},{"key":"28_CR27","doi-asserted-by":"crossref","unstructured":"Muralimanohar, N., Balasubramonian, R., Jouppi, N.P.: Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0 (CACTI 6.0: A Tool to Model Large Caches.). In: Micro (2007)","DOI":"10.1109\/MICRO.2007.33"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2010 - Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15277-1_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T07:15:21Z","timestamp":1740467721000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15277-1_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642152764","9783642152771"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15277-1_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}