{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T00:55:42Z","timestamp":1742950542279,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642152900"},{"type":"electronic","value":"9783642152917"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15291-7_39","type":"book-chapter","created":{"date-parts":[[2010,8,30]],"date-time":"2010-08-30T15:56:39Z","timestamp":1283183799000},"page":"413-427","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["An Efficient Strategy for Reducing Head-of-Line Blocking in Fat-Trees"],"prefix":"10.1007","author":[{"given":"Jesus","family":"Escudero-Sahuquillo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro Javier","family":"Garcia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Quiles","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Duato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"unstructured":"Myrinet 2000, Series Networking (2000), http:\/\/www.cspi.com\/multicomputer\/products\/2000_series_networking\/2000_networking.htm","key":"39_CR1"},{"unstructured":"InfiniBand Trade Association. InfiniBand Architecture. Specification Volume 1. Release 1.0, http:\/\/www.infinibandta.com\/","key":"39_CR2"},{"unstructured":"Top 500 List, http:\/\/www.top500.org","key":"39_CR3"},{"issue":"10","key":"39_CR4","doi-asserted-by":"publisher","first-page":"892","DOI":"10.1109\/TC.1985.6312192","volume":"34","author":"C.E. Leiserson","year":"1985","unstructured":"Leiserson, C.E.: Fat-trees: universal networks for hardware-efficient supercomputing. IEEE Transactions on Computers\u00a034(10), 892\u2013901 (1985)","journal-title":"IEEE Transactions on Computers"},{"unstructured":"Earth Simulator, http:\/\/www.jamstec.go.jp\/es\/en\/index.html","key":"39_CR5"},{"doi-asserted-by":"crossref","unstructured":"Gomez, C., Gilabert, F., Gomez, M., Lopez, P., Duato, J.: Deterministic versus adaptive routing in fat-trees. In: Workshop CAC (IPDPS 2007), p. 235 (March 2007)","key":"39_CR6","DOI":"10.1109\/IPDPS.2007.370482"},{"doi-asserted-by":"crossref","unstructured":"Gomez, M.E., Lopez, P., Duato, J.: A memory-effective routing strategy for regular interconnection networks. In: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2005), p. 41.2 (April 2005)","key":"39_CR7","DOI":"10.1109\/IPDPS.2005.44"},{"doi-asserted-by":"crossref","unstructured":"Karol, M.J., Hluchyj, M.G., Morgan, S.P.: Input versus output queueing on a space-division packet switch. IEEE Trans. on Commun. COM-35, 1347\u20131356 (1987)","key":"39_CR8","DOI":"10.1109\/TCOM.1987.1096719"},{"unstructured":"Dally, W., Carvey, P., Dennison, L.: Architecture of the Avici terabit switch\/router. In: Proc. of 6th Hot Interconnects, pp. 41\u201350 (1998)","key":"39_CR9"},{"issue":"4","key":"39_CR10","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1145\/161541.161736","volume":"11","author":"T. Anderson","year":"1993","unstructured":"Anderson, T., Owicki, S., Saxe, J., Thacker, C.: High-speed switch scheduling for local-area networks. ACM Transactions on Computer Systems\u00a011(4), 319\u2013352 (1993)","journal-title":"ACM Transactions on Computer Systems"},{"doi-asserted-by":"crossref","unstructured":"Tamir, Y., Frazier, G.: Dynamically-allocated multi-queue buffers for vlsi communication switches. IEEE Transactions on Computers\u00a041(6) (June 1992)","key":"39_CR11","DOI":"10.1109\/12.144624"},{"doi-asserted-by":"crossref","unstructured":"Nachiondo, T., Flich, J., Duato, J.: Destination-based HoL blocking elimination. In: Proc. 12th ICPADS, pp. 213\u2013222 (July 2006)","key":"39_CR12","DOI":"10.1109\/ICPADS.2006.34"},{"issue":"5","key":"39_CR13","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MM.2006.88","volume":"26","author":"P.J. Garc\u00eda","year":"2006","unstructured":"Garc\u00eda, P.J., Flich, J., Duato, J., Johnson, I., Quiles, F.J., Naven, F.: Efficient, scalable congestion management for interconnection networks. IEEE Micro\u00a026(5), 52\u201366 (2006)","journal-title":"IEEE Micro"},{"doi-asserted-by":"crossref","unstructured":"Mora, G., Garc\u00eda, P.J., Flich, J., Duato, J.: RECN-IQ: A cost-effective input-queued switch architecture with congestion management. In: Proc. ICPP (2007)","key":"39_CR14","DOI":"10.1109\/ICPP.2007.71"},{"key":"39_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"503","DOI":"10.1007\/978-3-540-89894-8_44","volume-title":"High Performance Computing - HiPC 2008","author":"J. Escudero-Sahuquillo","year":"2008","unstructured":"Escudero-Sahuquillo, J., Garc\u00eda, P.J., Quiles, F.J., Flich, J., Duato, J.: FBICM: Efficient Congestion Management for High-Performance Networks Using Distributed Deterministic Routing. In: Sadayappan, P., Parashar, M., Badrinath, R., Prasanna, V.K. (eds.) HiPC 2008. LNCS, vol.\u00a05374, pp. 503\u2013517. Springer, Heidelberg (2008)"},{"key":"39_CR16","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1007\/BF01762110","volume":"3","author":"C.E. Leiserson","year":"1988","unstructured":"Leiserson, C.E., Maggs, B.M.: Communication-efficient parallel algorithms for distributed random-access machines. Algorithmica\u00a03, 53\u201377 (1988)","journal-title":"Algorithmica"},{"unstructured":"k-ary n-trees: High Performance Networks for Massively Parallel Architectures. In: Proceedings of International Parallel Processing Symposium (1997)","key":"39_CR17"},{"key":"39_CR18","volume-title":"Interconnection networks. An engineering approach","author":"J. Duato","year":"2004","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection networks. An engineering approach. Morgan Kaufmann Publishers, San Francisco (2004)"},{"unstructured":"Thoziyoor, S., Muralimanohar, N., Ahn, J.H., Jouppi, N.P.: Cacti 5.1. technical report hpl-2008-20. Technical report, Hewlett-Packard Development Company (April 2008)","key":"39_CR19"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2010 - Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15291-7_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T07:24:30Z","timestamp":1740468270000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15291-7_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642152900","9783642152917"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15291-7_39","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}