{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T16:51:15Z","timestamp":1743094275205,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642152900"},{"type":"electronic","value":"9783642152917"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15291-7_40","type":"book-chapter","created":{"date-parts":[[2010,8,30]],"date-time":"2010-08-30T15:56:39Z","timestamp":1283183799000},"page":"428-439","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A First Approach to King Topologies for On-Chip Networks"],"prefix":"10.1007","author":[{"given":"Esteban","family":"Stafford","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose L.","family":"Bosque","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carmen","family":"Mart\u00ednez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando","family":"Vallejo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramon","family":"Beivide","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristobal","family":"Camarero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"40_CR1","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1145\/1394608.1382129","volume":"36","author":"J. Kim","year":"2008","unstructured":"Kim, J., Dally, W., Scott, S., Abts, D.: Technology-driven, highly-scalable dragonfly topology. SIGARCH Comput. Archit. News\u00a036(3), 77\u201388 (2008)","journal-title":"SIGARCH Comput. Archit. News"},{"issue":"2","key":"40_CR2","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1145\/1150019.1136488","volume":"34","author":"S. Scott","year":"2006","unstructured":"Scott, S., Abts, D., Kim, J., Dally, W.: The blackwidow high-radix clos network. SIGARCH Comput. Archit. News\u00a034(2), 16\u201328 (2006)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"40_CR3","first-page":"172","volume-title":"MICRO 2007: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"J. Kim","year":"2007","unstructured":"Kim, J., Balfour, J., Dally, W.: Flattened butterfly topology for on-chip networks. In: MICRO 2007: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 172\u2013182. IEEE Computer Society, Washington (2007)"},{"key":"40_CR4","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D. Wentzlaff","year":"2007","unstructured":"Wentzlaff, D., Griffin, P., Hoffmann, H., Bao, L., Edwards, B., Ramey, C., Mattina, M., Miao, C.C., Bown III, J.F., Agarwal, A.: On-chip interconnection architecture of the tile processor. IEEE Micro\u00a027, 15\u201331 (2007)","journal-title":"IEEE Micro"},{"issue":"1","key":"40_CR5","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","volume":"43","author":"S. Vangal","year":"2008","unstructured":"Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Singh, A., Jacob, T., Jain, S., Erraguntla, V., Roberts, C., Hoskote, Y., Borkar, N., Borkar, S.: An 80-tile sub-100-w teraflops processor in 65-nm cmos. IEEE Journal of Solid-State Circuits\u00a043(1), 29\u201341 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"72","key":"40_CR6","first-page":"19","volume":"102","author":"M. Igarashi","year":"2002","unstructured":"Igarashi, M., Mitsuhashi, T., Le, A., Kazi, S., Lin, Y., Fujimura, A., Teig, S.: A diagonal interconnect architecture and its application to risc core design. IEIC Technical Report (Institute of Electronics, Information and Communication Engineers)\u00a0102(72), 19\u201323 (2002)","journal-title":"IEIC Technical Report (Institute of Electronics, Information and Communication Engineers)"},{"key":"40_CR7","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1145\/296399.296444","volume-title":"FPGA 1999: Proceedings of the 1999 ACM\/SIGDA seventh international symposium on Field programmable gate arrays","author":"A. Marshall","year":"1999","unstructured":"Marshall, A., Stansfield, T., Kostarnov, I., Vuillemin, J., Hutchings, B.: A reconfigurable arithmetic array for multimedia applications. In: FPGA 1999: Proceedings of the 1999 ACM\/SIGDA seventh international symposium on Field programmable gate arrays, pp. 135\u2013143. ACM, New York (1999)"},{"issue":"7","key":"40_CR8","doi-asserted-by":"publisher","first-page":"815","DOI":"10.1109\/12.293260","volume":"43","author":"K. Tang","year":"1994","unstructured":"Tang, K., Padubidri, S.: Diagonal and toroidal mesh networks. IEEE Transactions on Computers\u00a043(7), 815\u2013826 (1994)","journal-title":"IEEE Transactions on Computers"},{"key":"40_CR9","doi-asserted-by":"crossref","unstructured":"Shin, K., Dykema, G.: A distributed i\/o architecture for harts. In: Proceedings of 17th Annual International Symposium on Computer Architecture, pp. 332\u2013342 (1990)","DOI":"10.1145\/325096.325159"},{"key":"40_CR10","unstructured":"Hu, W., Lee, S., Bagherzadeh, N.: Dmesh: a diagonally-linked mesh network-on-chip architecture. nocarc (2008)"},{"issue":"4","key":"40_CR11","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1007\/s00373-003-0531-2","volume":"19","author":"I. Honkala","year":"2003","unstructured":"Honkala, I., Laihonen, T.: Codes for identification in the king lattice. Graphs and Combinatorics\u00a019(4), 505\u2013516 (2003)","journal-title":"Graphs and Combinatorics"},{"key":"40_CR12","doi-asserted-by":"crossref","unstructured":"Camara, J., Moreto, M., Vallejo, E., Beivide, R., Miguel-Alonso, J., Martinez, C., Navaridas, J.: Twisted torus topologies for enhanced interconnection networks. IEEE Transactions on Parallel and Distributed Systems\u00a099 (2010) (PrePrints)","DOI":"10.1109\/TPDS.2010.30"},{"key":"40_CR13","volume-title":"Principles and Practices of Interconnection Networks","author":"W. Dally","year":"2003","unstructured":"Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco (2003)"},{"key":"40_CR14","doi-asserted-by":"crossref","unstructured":"Martinez, C., Stafford, E., Beivide, R., Camarero, C., Vallejo, F., Gabidulin, E.: Graph-based metrics over qam constellations. In: IEEE International Symposium on Information Theory, ISIT 2008, pp. 2494\u20132498 (2008)","DOI":"10.1109\/ISIT.2008.4595440"},{"key":"40_CR15","unstructured":"Singh, A.: Load-Balanced Routing in Interconnection Networks. PhD thesis (2005)"},{"issue":"2","key":"40_CR16","doi-asserted-by":"publisher","first-page":"350","DOI":"10.1137\/0211027","volume":"11","author":"L. Valiant","year":"1982","unstructured":"Valiant, L.: A scheme for fast parallel communication. SIAM Journal on Computing\u00a011(2), 350\u2013361 (1982)","journal-title":"SIAM Journal on Computing"},{"key":"40_CR17","doi-asserted-by":"crossref","unstructured":"Ridruejo Perez, F., Miguel-Alonso, J.: Insee: An interconnection network simulation and evaluation environment (2005)","DOI":"10.1007\/11549468_111"},{"issue":"9","key":"40_CR18","doi-asserted-by":"publisher","first-page":"1180","DOI":"10.1006\/jpdc.2001.1746","volume":"61","author":"V. Puente","year":"2001","unstructured":"Puente, V., Izu, C., Beivide, R., Gregorio, J., Vallejo, F., Prellezo, J.: The adaptive bubble router. J. Parallel Distrib. Comput.\u00a061(9), 1180\u20131208 (2001)","journal-title":"J. Parallel Distrib. Comput."}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2010 - Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15291-7_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T14:30:14Z","timestamp":1589898614000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15291-7_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642152900","9783642152917"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15291-7_40","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}