{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:39:45Z","timestamp":1725565185290},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642153228"},{"type":"electronic","value":"9783642153235"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15323-5_19","type":"book-chapter","created":{"date-parts":[[2010,9,4]],"date-time":"2010-09-04T13:58:10Z","timestamp":1283608690000},"page":"214-225","source":"Crossref","is-referenced-by-count":0,"title":["Evolutionary Design of Reconfiguration Strategies to Reduce the Test Application Time"],"prefix":"10.1007","author":[{"given":"Ji\u0159\u00ed","family":"\u0160im\u00e1\u010dek","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luk\u00e1\u0161","family":"Sekanina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luk\u00e1\u0161","family":"Stare\u010dek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"publisher","DOI":"10.5962\/bhl.title.27468","volume-title":"The Genetical Theory of Natural Selection","author":"R.A. Fisher","year":"1930","unstructured":"Fisher, R.A.: The Genetical Theory of Natural Selection. Clarendon Press, Oxford (1930)"},{"key":"19_CR2","volume-title":"System-on-Chip Test Architectures: Nanometer Design for Testability","author":"L.T. Wang","year":"2007","unstructured":"Wang, L.T., Stroud, C.E., Touba, N.A.: System-on-Chip Test Architectures: Nanometer Design for Testability. Morgan Kaufmann, San Francisco (2007)"},{"issue":"12","key":"19_CR3","doi-asserted-by":"publisher","first-page":"1237","DOI":"10.1080\/00207210110093103","volume":"88","author":"S. Park","year":"2001","unstructured":"Park, S.: A partial scan design unifying structural analysis and testabilities. Int. J. Electronics\u00a088(12), 1237\u20131245 (2001)","journal-title":"Int. J. Electronics"},{"issue":"3","key":"19_CR4","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1109\/TC.2004.1261835","volume":"53","author":"D. Xiang","year":"2004","unstructured":"Xiang, D., Patel, J.H.: Partial scan design based on circuit state information and functional analysis. IEEE Trans. Computers\u00a053(3), 276\u2013287 (2004)","journal-title":"IEEE Trans. Computers"},{"issue":"12","key":"19_CR5","doi-asserted-by":"publisher","first-page":"1384","DOI":"10.1109\/TVLSI.2005.862722","volume":"13","author":"A. Efthymiou","year":"2005","unstructured":"Efthymiou, A., Bainbridge, J., Edwards, D.A.: Test pattern generation and partial-scan methodology for an asynchronous soc interconnect. IEEE Trans. VLSI Syst.\u00a013(12), 1384\u20131393 (2005)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"19_CR6","first-page":"1089","volume-title":"Proceedings of IEEE ICECS 1999, 6th IEEE International Conference on Electronics, Circuits and Systems","author":"Y. Makris","year":"1999","unstructured":"Makris, Y., Orailoglu, A.: Property-based testability analysis for hierarchical rtl designs. In: Proceedings of IEEE ICECS 1999, 6th IEEE International Conference on Electronics, Circuits and Systems, pp. 1089\u20131092. IEEE Computer Society, Los Alamitos (1999)"},{"key":"19_CR7","first-page":"180","volume-title":"22nd IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD 2004)","author":"J. Lee","year":"2004","unstructured":"Lee, J., Touba, N.A.: Low power test data compression based on lfsr reseeding. In: 22nd IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD 2004), pp. 180\u2013185. IEEE Computer Society, Los Alamitos (2004)"},{"issue":"6","key":"19_CR8","doi-asserted-by":"publisher","first-page":"2310","DOI":"10.1109\/TIM.2005.858102","volume":"54","author":"S.R. Das","year":"2005","unstructured":"Das, S.R., Ramamoorthy, C.V., Assaf, M.H., Petriu, E.M., Wen-Ben, J., Sahinoglu, M.: Fault simulation and response compaction in full scan circuits using HOPE. IEEE Tran. on Instr. and Meas.\u00a054(6), 2310\u20132328 (2005)","journal-title":"IEEE Tran. on Instr. and Meas."},{"key":"19_CR9","first-page":"393","volume-title":"21st International Conference on Computer Design (ICCD 2003), VLSI in Computers and Processors","author":"I. Pomeranz","year":"2003","unstructured":"Pomeranz, I., Reddy, S.M.: Static test compaction for multiple full-scan circuits. In: 21st International Conference on Computer Design (ICCD 2003), VLSI in Computers and Processors, pp. 393\u2013396. IEEE Computer Society, Los Alamitos (2003)"},{"issue":"2","key":"19_CR10","first-page":"125","volume":"4","author":"L. Sekanina","year":"2008","unstructured":"Sekanina, L., Starecek, L., Kotasek, Z., Gajda, Z.: Polymorphic gates in design and test of digital circuits. Int. J. of Unconventional Computing\u00a04(2), 125\u2013142 (2008)","journal-title":"Int. J. of Unconventional Computing"},{"key":"19_CR11","first-page":"255","volume-title":"Proc. of 2008 IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop","author":"L. Starecek","year":"2008","unstructured":"Starecek, L., Sekanina, L., Kotasek, Z.: Reduction of test vectors volume by means of gate-level reconfiguration. In: Proc. of 2008 IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop, pp. 255\u2013258. IEEE, Los Alamitos (2008)"},{"unstructured":"Brglez, F., Fujiwara, H.: A neutral netlist of 10 combinational benchmark circuits and a target simulator in Fortran. In: Proceedings International Symposium on Circuits and Systems (ISCAS), Kyoto, Japan, pp. 695\u2013698 (1985)","key":"19_CR12"},{"key":"19_CR13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2866-8","volume-title":"Evolutionary Algorithms for VLSI CAD","author":"R. Drechsler","year":"1998","unstructured":"Drechsler, R.: Evolutionary Algorithms for VLSI CAD. Kluwer Academic Publishers, Boston (1998)"},{"unstructured":"Zebulum, R., Pacheco, M., Vellasco, M.: Evolutionary Electronics \u2013 Automatic Design of Electronic Circuits and Systems by Genetic Algorithms. The CRC Press International Series on Computational Intelligence (2002)","key":"19_CR14"},{"unstructured":"Starecek, L., Sekanina, L., Gajda, Z., Kotasek, Z., Prokop, R., Musil, V.: On properties and utilization of some polymorphic gates. In: Proc. of 6th Electronic Circuits and Systems Conference, FIIT STU, Bratislava, pp. 77\u201381 (2007)","key":"19_CR15"},{"key":"19_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"291","DOI":"10.1007\/3-540-45443-8_26","volume-title":"Evolvable Systems: From Biology to Hardware","author":"A. Stoica","year":"2001","unstructured":"Stoica, A., Zebulum, R.S., Keymeulen, D.: Polymorphic electronics. In: Liu, Y., Tanaka, K., Iwata, M., Higuchi, T., Yasunaga, M. (eds.) ICES 2001. LNCS, vol.\u00a02210, pp. 291\u2013302. Springer, Heidelberg (2001)"},{"unstructured":"Stoica, A., Zebulum, R.S., Keymeulen, D., Lohn, J.: On polymorphic circuits and their design using evolutionary algorithms. In: Proc. of IASTED International Conference on Applied Informatics AI 2002, Insbruck, Austria (2002)","key":"19_CR17"},{"issue":"4","key":"19_CR18","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1049\/ip-cdt:20040503","volume":"151","author":"A. Stoica","year":"2004","unstructured":"Stoica, A., Zebulum, R., Guo, X., Keymeulen, D., Ferguson, I., Duong, V.: Taking Evolutionary Circuit Design From Experimentation to Implementation: Some Useful Techniques and a Silicon Demonstration. IEE Proc.-Comp. Digit. Tech.\u00a0151(4), 295\u2013300 (2004)","journal-title":"IEE Proc.-Comp. Digit. Tech."},{"key":"19_CR19","first-page":"31","volume-title":"Proc. of 14th IEEE International On-Line Testing Symposium","author":"R. Ruzicka","year":"2008","unstructured":"Ruzicka, R., Sekanina, L., Prokop, R.: Physical demonstration of polymorphic self-checking circuits. In: Proc. of 14th IEEE International On-Line Testing Symposium, pp. 31\u201336. IEEE, Los Alamitos (2008)"}],"container-title":["Lecture Notes in Computer Science","Evolvable Systems: From Biology to Hardware"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15323-5_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,19]],"date-time":"2019-03-19T22:55:16Z","timestamp":1553036116000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15323-5_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642153228","9783642153235"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15323-5_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}