{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:36:24Z","timestamp":1761647784221},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642156717"},{"type":"electronic","value":"9783642156724"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15672-4_13","type":"book-chapter","created":{"date-parts":[[2010,9,10]],"date-time":"2010-09-10T10:18:33Z","timestamp":1284113913000},"page":"144-154","source":"Crossref","is-referenced-by-count":11,"title":["An Efficient Simulation Algorithm for Cache of Random Replacement Policy"],"prefix":"10.1007","author":[{"given":"Shuchang","family":"Zhou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","unstructured":"Introduction to algorithms. MIT Press, Cambridge (2001)"},{"key":"13_CR2","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1145\/1065895.1065906","volume-title":"Proceedings of the 2004 Workshop on Memory System Performance MSP 2004","author":"C. Fang","year":"2004","unstructured":"Fang, C., Carr, S., \u00d6nder, S., Wang, Z.: Reuse-distance-based miss-rate prediction on a per instruction basis. In: Proceedings of the 2004 Workshop on Memory System Performance MSP 2004, Washington, D.C., June 8, pp. 60\u201368. ACM, New York (2004)"},{"key":"13_CR3","doi-asserted-by":"publisher","first-page":"245","DOI":"10.1145\/781131.781159","volume-title":"Proceedings of the ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation, PLDI 2003","author":"C. Ding","year":"2003","unstructured":"Ding, C., Zhong, Y.: Predicting whole-program locality through reuse distance analysis. In: Proceedings of the ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation, PLDI 2003, San Diego, California, USA, June 9-11, pp. 245\u2013257. ACM, New York (2003)"},{"key":"13_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1007\/3-540-45706-2_35","volume-title":"Euro-Par 2002. Parallel Processing","author":"K. Beyls","year":"2002","unstructured":"Beyls, K., D\u2019Hollander, E.H.: Reuse Distance-Based Cache Hint Selection. In: Monien, B., Feldmann, R.L. (eds.) Euro-Par 2002. LNCS, vol.\u00a02400, pp. 265\u2013274. Springer, Heidelberg (2002)"},{"key":"13_CR5","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1145\/1375457.1375484","volume-title":"Proceedings of the 2008 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS 2008","author":"Y. Bao","year":"2008","unstructured":"Bao, Y., Chen, M., Ruan, Y., Liu, L., Fan, J., Yuan, Q., Song, B., Xu, J.: HMTT: a platform independent full-system memory trace monitoring system. In: Proceedings of the 2008 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS 2008, Annapolis, MD, USA, June 2-6, pp. 229\u2013240. ACM, New York (2008)"},{"key":"13_CR6","volume-title":"See MIPS Run","author":"D. Sweetman","year":"2006","unstructured":"Sweetman, D.: See MIPS Run, 2nd edn. Morgan Kaufmann Publishers, San Francisco (2006) ISBN 0-12088-421-6","edition":"2"},{"key":"13_CR7","unstructured":"Sugumar, R.A., Abraham, S.G.: Multi-configuration simulation algorithms for the evaluation of computer architecture designs. Technical report, University of Michigan (1993)"},{"issue":"2","key":"13_CR8","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1147\/sj.92.0078","volume":"9","author":"R.L. Mattson","year":"1970","unstructured":"Mattson, R.L., Gecsei, J., Slutz, D., Traiger, I.L.: Evaluation techniques for storage hierarchies. IBM System Journal\u00a09(2), 78\u2013117 (1970)","journal-title":"IBM System Journal"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Smith, J.E., Goodman, J.R.: A study of instruction cache organizations and replacement policies. SIGARCH Comput. Archit. News\u00a011(3), pp. 132\u2013137 (1983)","DOI":"10.1145\/1067651.801648"},{"key":"13_CR10","unstructured":"http:\/\/www.netlib.org\/linpack\/"},{"key":"13_CR11","unstructured":"http:\/\/www.spec.org"},{"issue":"1","key":"13_CR12","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1145\/1071690.1064232","volume":"33","author":"E. Berg","year":"2005","unstructured":"Berg, E., Hagersten, E.: Fast data-locality profiling of native execution. SIGMETRICS Perform. Eval. Rev.\u00a033(1), 169\u2013180 (2005)","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"13_CR13","unstructured":"ARM Cortex-R4 processor manual, http:\/\/www.arm.com"},{"key":"13_CR14","first-page":"228","volume-title":"Proceedings of the Joint International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS 2006\/Performance 2006","author":"F. Guo","year":"2006","unstructured":"Guo, F., Solihin, Y.: An analytical model for cache replacement policy performance. In: Proceedings of the Joint International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS 2006\/Performance 2006, Saint Malo, France, June 26-30, pp. 228\u2013239. ACM, New York (2006)"},{"key":"13_CR15","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1109\/HPCA.2005.27","volume-title":"Proceedings of the 11th International Symposium on High-Performance Computer Architecture, HPCA","author":"D. Chandra","year":"2005","unstructured":"Chandra, D., Guo, F., Kim, S., Solihin, Y.: Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, HPCA, February 12-16, pp. 340\u2013351. IEEE Computer Society, Washington (2005)"},{"key":"13_CR16","first-page":"1","volume-title":"Proceedings of the 15th International Conference on Supercomputing, ICS 2001","author":"G.E. Suh","year":"2001","unstructured":"Suh, G.E., Devadas, S., Rudolph, L.: Analytical cache models with applications to cache partitioning. In: Proceedings of the 15th International Conference on Supercomputing, ICS 2001, Sorrento, Italy, pp. 1\u201312. ACM, New York (2001)"},{"issue":"2","key":"13_CR17","doi-asserted-by":"publisher","first-page":"184","DOI":"10.1145\/63404.63407","volume":"7","author":"A. Agarwal","year":"1989","unstructured":"Agarwal, A., Hennessy, J., Horowitz, M.: An analytical cache model. ACM Trans. Comput.\u00a07(2), 184\u2013215 (1989)","journal-title":"ACM Trans. Comput."}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15672-4_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,9]],"date-time":"2021-11-09T11:54:32Z","timestamp":1636458872000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15672-4_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642156717","9783642156724"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15672-4_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}