{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:32:12Z","timestamp":1740547932093,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642156717"},{"type":"electronic","value":"9783642156724"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15672-4_37","type":"book-chapter","created":{"date-parts":[[2010,9,10]],"date-time":"2010-09-10T10:18:33Z","timestamp":1284113913000},"page":"442-451","source":"Crossref","is-referenced-by-count":0,"title":["A Methodology for Design of Unbuffered Router Microarchitecture for S-Mesh NoC"],"prefix":"10.1007","author":[{"given":"Hao","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feifei","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongsheng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuecheng","family":"Zou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"37_CR1","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: Design Automation Conf., USA, pp. 683\u2013689 (2001)","DOI":"10.1145\/378239.379048"},{"key":"37_CR2","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/b105353","volume-title":"Networks on Chip","author":"A. Jantsch","year":"2003","unstructured":"Jantsch, A., Tenhunen, H.: Networks on Chip, pp. 3\u201339. Kluwer Academic Publishers, Hingham (2003)"},{"key":"37_CR3","doi-asserted-by":"crossref","unstructured":"Pande, P.P., Grecu, C., Ivanov, A., Saleh, R.: Design of a Switch for Network on Chip applications. In: ISCAS, Bangkok, Thailand, vol.\u00a05, pp. v217-v220 (2003)","DOI":"10.1109\/ISCAS.2003.1206235"},{"key":"37_CR4","doi-asserted-by":"crossref","unstructured":"Kumar, S., Jantsch, A., Soininen, J.-P., Forsell, M., Millberg, M., Tiensyrja, K.: A network on chip architecture and design methodology. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, Pittsburgh, USA, pp. 105\u2013112 (2002)","DOI":"10.1109\/ISVLSI.2002.1016885"},{"issue":"5","key":"37_CR5","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/MM.2002.1044298","volume":"22","author":"F. Karim","year":"2002","unstructured":"Karim, F., Nguyen, A., Dey, S.: An interconnect architecture for networking System on Chips. IEEE Micro\u00a022(5), 36\u201345 (2002)","journal-title":"IEEE Micro"},{"key":"37_CR6","doi-asserted-by":"crossref","unstructured":"Bononi, L., Concer, N.: Simulation and Analysis of Network on Chip Architectures: Ring, Spidergon and 2D Mesh. In: Design, Automation and Test in Europe, Munich, Germany, vol.\u00a02, pp. 6\u201310 (2006)","DOI":"10.1109\/DATE.2006.243841"},{"key":"37_CR7","doi-asserted-by":"crossref","unstructured":"Millberg, M., Nilsson, E., Thid, R., Kumar, S., Jantsch: The Nostrum backbone - a communication protocol stack for networks on chip. In: Proceedings 17th International Conference on VLSI Design, Mumbai, India, pp. 693\u2013696 (2004)","DOI":"10.1109\/ICVD.2004.1261005"},{"key":"37_CR8","unstructured":"Rijpkema, E., Goossens, K.: A router architecture for networks on silicon. In: Progress 2001, 2nd Workshop on Embedded Systems (2001)"},{"issue":"2","key":"37_CR9","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"25","author":"M.B. Taylor","year":"2002","unstructured":"Taylor, M.B., Kim, J., Miller, J.: The Raw microprocessor: a computational fabric for software circuits and general-purpose programs. IEEE Micro.\u00a025(2), 25\u201335 (2002)","journal-title":"IEEE Micro."},{"key":"37_CR10","doi-asserted-by":"crossref","unstructured":"Dall\u2019Osso, M., Biccari, G., Giovannini, L., Benini, L.: Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs. In: Proc. ICCD, SanJose, USA, pp. 536\u2013539 (2003)","DOI":"10.1109\/ICCD.2003.1240952"},{"issue":"5","key":"37_CR11","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1016\/S1005-8885(08)60273-3","volume":"16","author":"Liuhao","year":"2009","unstructured":"Liuhao, Xuecheng, Z., Lixin, J., Meng, C., Kefeng, Z.: S-mesh: A mesh-based on-chip network with separation of control and transmission. The Journal of China Universities of Posts and Telecommunications\u00a016(5), 86\u201392 (2009)","journal-title":"The Journal of China Universities of Posts and Telecommunications"},{"key":"37_CR12","unstructured":"ITU-T: Network element management information model for the Message Transfer Part (MTP). ITU-T, Rec. Q.751.1. International Telecommunication Union - Telecommunication Standardization Sector, Geneva (1995)"},{"key":"37_CR13","unstructured":"ITU-T 2001b: Signalling connection control part procedures. ITU-T, Rec. Q.714. International Telecommunication Union - Telecommunication Standardization Sector, Geneva (2001)"},{"key":"37_CR14","unstructured":"McKeown, N.: Fast Switched Backplane for a Gigabit Switched Router. Stanford University, Stanford (2008), http:\/\/tiny-tera.stanford.edu\/~nickm\/papers\/cisco_fasts_wp.pdf (accessed 03\/23\/07)"},{"issue":"6","key":"37_CR15","first-page":"88","volume":"43","author":"T. Yuan","year":"2007","unstructured":"Yuan, T., Fan, X.Y., Jing, L.: Application specific network on-chip architecture. Computer Engineering and Applications\u00a043(6), 88\u201391 (2007) (in Chinese)","journal-title":"Computer Engineering and Applications"},{"key":"37_CR16","unstructured":"Terry, T.Y.: On-chip multiprocessor communication network design and analysis. PhD thesis, Stanford University, USA (2003)"},{"key":"37_CR17","doi-asserted-by":"crossref","unstructured":"Benini, L., Bertozzi, D.: Network-on-chip architectures and design methods. In: IEEE Proc. Computers and Digital Techniques, vol.\u00a0152(6), pp. 261\u2013272 (2005)","DOI":"10.1049\/ip-cdt:20045100"},{"key":"37_CR18","doi-asserted-by":"crossref","unstructured":"Hossain, H., Ahmed, M., Al-Nayeem, A., Islam, T.Z., Akbar, M.: GPNOCSIM \u2013 A General Purpose Simulator for Network-on-Chip. In: ICICT, Dhaka, Bangladesh, pp. 254\u2013257 (2007)","DOI":"10.1109\/ICICT.2007.375388"},{"key":"37_CR19","doi-asserted-by":"crossref","unstructured":"Kim, J., Nicopoulos, C., Park, D., Reetuparna Das, R., Xie, Y., Vijaykrishnan, N., Mazin, S., Chita, R.: A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures. In: 34th International Symposium on Computer Architecture (ISCA 2007), San Diego, California, USA, pp. 138\u2013149 (2007)","DOI":"10.1145\/1250662.1250680"},{"key":"37_CR20","doi-asserted-by":"crossref","unstructured":"Wolkotte, P.T., Gerard, J.M., Smit, J.M.G., Rauwerda, G.K., Smit, L.T.: An energy-efficient reconfigurable circuit-switched NOC. In: Proceedings of 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2005), Denver, Colorado, USA, pp. 155a-163a (2005)","DOI":"10.1109\/IPDPS.2005.95"},{"issue":"2","key":"37_CR21","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1504\/IJHPSA.2007.015395","volume":"1","author":"J.H. Bahn","year":"2007","unstructured":"Bahn, J.H., Lee, S.E., Bagherzadeh, N.: Design of a router for network-on-chip. International Journal of High Performances Systems Architecture\u00a01(2), 98\u2013105 (2007)","journal-title":"International Journal of High Performances Systems Architecture"},{"key":"37_CR22","doi-asserted-by":"crossref","unstructured":"Stensgaard, M.B., Sparso, J.: ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology. In: 2nd ACM\/IEEE International Symposium on Networks-on-Chip, Newcastle University, UK, pp. 55\u201364 (2008)","DOI":"10.1109\/NOCS.2008.4492725"},{"key":"37_CR23","unstructured":"Dielissen, J., R\u0103dulescu, A., Goossens, K., Rijpkema, E.: Concepts and implementation of the Philips network-on-chip. In: IP Based SoC Design 2003, Grenoble, France (2003)"},{"key":"37_CR24","doi-asserted-by":"crossref","unstructured":"Benini, L., Bertozzi, D.: Network-on-chip architectures and design methods. In: IEE Proceedings of Computers and Digital Techniques, vol.\u00a0152(2), pp. 261\u2013272 (2005)","DOI":"10.1049\/ip-cdt:20045100"},{"key":"37_CR25","doi-asserted-by":"crossref","unstructured":"Rijpkema, E., Goossens, K.G.W., R\u0103dulescu, A., Dielissen, J., Meerbergen, J., Wielage, P., Waterlander, E.: Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip. In: IEE Proceedings of Computers and Digital Techniques, vol.\u00a0150(5), pp. 294\u2013302 (2003)","DOI":"10.1049\/ip-cdt:20030830"},{"key":"37_CR26","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","volume":"50","author":"E. Bolotin","year":"2004","unstructured":"Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: QNoC - QoS architecture and design process for Network on Chip. Journal of System Architecture\u00a050, 105\u2013128 (2004)","journal-title":"Journal of System Architecture"},{"key":"37_CR27","doi-asserted-by":"crossref","unstructured":"Zipf, P., Hinkelmann, H., Ashraf, A., Glesner, M.: A Switch Architecture and Signal Synchronization for GALS System-on-Chips. In: 17th Symposium on Integrated Circuits and Systems Design (SBCCI 2004), Pernambuco, Brazil, pp. 210\u2013215 (2004)","DOI":"10.1145\/1016568.1016625"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15672-4_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T17:51:32Z","timestamp":1740505892000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15672-4_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642156717","9783642156724"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15672-4_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}