{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:40:34Z","timestamp":1725565234745},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642156717"},{"type":"electronic","value":"9783642156724"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15672-4_38","type":"book-chapter","created":{"date-parts":[[2010,9,10]],"date-time":"2010-09-10T06:18:33Z","timestamp":1284099513000},"page":"452-461","source":"Crossref","is-referenced-by-count":0,"title":["A Worst Case Performance Model for TDM Virtual Circuit in NoCs"],"prefix":"10.1007","author":[{"given":"Zhipeng","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"5","key":"38_CR1","first-page":"21","volume":"22","author":"K. Goossens","year":"2005","unstructured":"Goossens, K., Dielissen, J., Radulescu, A.: The $\\AE$ thereal network on chip: Concepts, architectures, and implementations. IEEE Design and Test of Computers\u00a022(5), 21\u201331 (2005)","journal-title":"IEEE Design and Test of Computers"},{"key":"38_CR2","doi-asserted-by":"crossref","unstructured":"Wang, Y., Zhou, K., Lu, Z., Yang, H.: Dynamic TDM Virtual Circuit Implementation for NoCs. In: Proceedings of Asia-Pacific Conference on Circuits and Systems (APCCAS 2008), IEEE Conferences, China (2008)","DOI":"10.1109\/APCCAS.2008.4746325"},{"key":"38_CR3","unstructured":"Lu, Z., Jantsch, A.: Slot Allocation for TDM Virtual-Circuit Configuration for Network-on-Chip. In: Proceedings of the 2007 International Conference on Computer-Aided Design (ICCAD 2007), IEEE Conferences, USA (2007)"},{"key":"38_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45318-0","volume-title":"Network Calculus A Theory of Deterministic Queuing Systems for the Internet","author":"J.Y. Boudec","year":"2001","unstructured":"Boudec, J.Y., Thiran, P.: Network Calculus. LNCS, vol.\u00a02050. Springer, Heidelberg (2001)"},{"key":"38_CR5","volume-title":"The 12th EUROMICRO Conference on Digital System Design (DSD 2009)","author":"L. Tong","year":"2009","unstructured":"Tong, L., Lu, Z., Zhang, H.: Exploration of Slot Allocation for On-Chip TDM Virtual Circuits. In: The 12th EUROMICRO Conference on Digital System Design (DSD 2009), IEEE Conferences, Greece (2009)"},{"key":"38_CR6","unstructured":"Stiliadis, D., Varma, A.: Latency-Rate Servers: A General Model for Analysis of Traffic Scheduling Algorithms. Computer Engineering Department University of California Santa Cruz (1995)"},{"key":"38_CR7","doi-asserted-by":"crossref","unstructured":"Millberg, M., Nilsson, E., Thid, R., Jantsch, A.: Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In: Proceedings of the Design Automation and Test in Europe Conference, IEEE Conferences, France, vol.\u00a02, pp. 890\u2013895 (2004)","DOI":"10.1109\/DATE.2004.1269001"},{"key":"38_CR8","doi-asserted-by":"crossref","unstructured":"Coenen, M., Murali, S., Radulescu, A., Goossens, K., Micheli, G.: A buffer-sizing algorithm for networks on chip using TDMA and creditbased end-to-end flow control. In: Proceedings of International Conference on Hardware\/Software Codesign and System Synthesis, Korea (2006)","DOI":"10.1145\/1176254.1176287"},{"key":"38_CR9","unstructured":"Lu, Z., Jantsch, A.: TDM virtual-circuit configuration for Network-on-chip. In: Proceedings of the 2007 International Conference on Computer-Aided Design (ICCAD 2007), IEEE Conferences, USA (2007)"},{"key":"38_CR10","volume-title":"The 22nd IEEE International SoC Conference (SoCC 2009)","author":"Z. Lu","year":"2009","unstructured":"Lu, Z., Brachos, D., Jantsch, A.: A Flow Regulator for On-Chip Communication. In: The 22nd IEEE International SoC Conference (SoCC 2009), IEEE Conferences, UK (2009)"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15672-4_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,4]],"date-time":"2019-06-04T07:07:24Z","timestamp":1559632044000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15672-4_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642156717","9783642156724"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15672-4_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}