{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:11:25Z","timestamp":1725563485370},"publisher-location":"Berlin, Heidelberg","reference-count":35,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642157622"},{"type":"electronic","value":"9783642157639"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15763-9_4","type":"book-chapter","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T09:48:44Z","timestamp":1282643324000},"page":"20-34","source":"Crossref","is-referenced-by-count":7,"title":["Transactions as the Foundation of a Memory Consistency Model"],"prefix":"10.1007","author":[{"given":"Luke","family":"Dalessandro","sequence":"first","affiliation":[]},{"given":"Michael L.","family":"Scott","sequence":"additional","affiliation":[]},{"given":"Michael F.","family":"Spear","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Abadi, M., Birrell, A., Harris, T., Isard, M.: Semantics of Transactional Memory and Automatic Mutual Exclusion. In: SIGPLAN Symp. on Principles of Programming Languages (January 2008)","DOI":"10.1145\/1328438.1328449"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Adl-Tabatabai, A.R., Lewis, B.T., Menon, V., Murphy, B.R., Saha, B., Shpeisman, T.: Compiler and Runtime Support for Efficient Software Transactional Memory. In: SIGPLAN Conf. on Programming Language Design and Implementation (June 2006)","DOI":"10.1145\/1133981.1133985"},{"key":"4_CR3","unstructured":"Adl-Tabatabai, A.R., Shpeisman, T. (eds.): Draft Specification of Transaction Language Constructs for C++. Transactional Memory Specification Drafting Group, Intel, IBM, and Sun, 1.0 edn. (August 2009)"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Blundell, C., Lewis, E.C., Martin, M.M.K.: Subtleties of Transactional Memory Atomicity Semantics. IEEE Computer Architecture Letters\u00a05(2) (November 2006)","DOI":"10.1109\/L-CA.2006.18"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Boehm, H.J., Adve, S.V.: Foundations of the C++ Concurrency Memory Model. In: SIGPLAN Conf. on Programming Language Design and Implementation (June 2008)","DOI":"10.1145\/1375581.1375591"},{"key":"4_CR6","unstructured":"Dalessandro, L., Scott, M.L.: Strong Isolation is a Weak Idea. In: 4th SIGPLAN Workshop on Transactional Computing (February 2009)"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Dalessandro, L., Scott, M.L., Spear, M.F.: Transactions as the Foundation of a Memory Consistency Model. Tech. Rep. TR 959, Dept. of Computer Science, Univ. of Rochester (July 2010)","DOI":"10.1007\/978-3-642-15763-9_4"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Dalessandro, L., Spear, M.F., Scott, M.L.: NOrec: Streamlining STM by Abolishing Ownership Records. In: SIGPLAN Symp. on Principles and Practice of Parallel Programming (January 2010)","DOI":"10.1145\/1693453.1693464"},{"key":"4_CR9","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1016\/0743-7315(92)90052-O","volume":"15","author":"K. Gharachorloo","year":"1992","unstructured":"Gharachorloo, K., Adve, S.V., Gupta, A., Hennessy, J.L., Hill, M.D.: Programming for Different Memory Consistency Models. Journal of Parallel and Distributed Computing\u00a015, 399\u2013407 (1992)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Grossman, D., Manson, J., Pugh, W.: What Do High-Level Memory Models Mean for Transactions? In: SIGPLAN Workshop on Memory Systems Performance and Correctness (October 2006)","DOI":"10.1145\/1178597.1178609"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Guerraoui, R., Kapa\u0142ka, M.: On the Correctness of Transactional Memory. In: SIGPLAN Symp. on Principles and Practice of Parallel Programming (February 2008)","DOI":"10.1145\/1345206.1345233"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Harris, T.: Language Constructs for Transactional Memory (invited keynote address). In: SIGPLAN Symp. on Principles of Programming Languages (January 2009)","DOI":"10.1145\/1480881.1480883"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Harris, T., Fraser, K.: Language Support for Lightweight Transactions. In: Intl. Conf. on Object-Oriented Programming, Systems, Languages, and Applications (October 2003)","DOI":"10.1145\/949305.949340"},{"key":"4_CR14","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","volume-title":"Transactional Memory","author":"T. Harris","year":"2010","unstructured":"Harris, T., Larus, J.R., Rajwar, R.: Transactional Memory, 2nd edn. Morgan & Claypool, San Francisco (2010) (first edition, by Larus and Rajwar only, 2007)","edition":"2"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Harris, T., Marlow, S., Jones, S.P., Herlihy, M.: Composable Memory Transactions. In: SIGPLAN Symp. on Principles and Practice of Parallel Programming (June 2005)","DOI":"10.1145\/1065944.1065952"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Harris, T., Plesko, M., Shinnar, A., Tarditi, D.: Optimizing Memory Transactions. In: SIGPLAN Conf. on Programming Language Design and Implementation (June 2006)","DOI":"10.1145\/1133981.1133984"},{"issue":"9","key":"4_CR17","doi-asserted-by":"publisher","first-page":"241","DOI":"10.1109\/TC.1979.1675439","volume":"28","author":"L. Lamport","year":"1979","unstructured":"Lamport, L.: How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs. IEEE Trans. on Computers\u00a0C-28(9), 241\u2013248 (1979)","journal-title":"IEEE Trans. on Computers"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Luchangco, V.: Against Lock-Based Semantics for Transactional Memory (brief announcement). In: ACM Symp. on Parallelism in Algorithms and Architectures (June 2008)","DOI":"10.1145\/1378533.1378549"},{"issue":"9","key":"4_CR19","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1016\/j.entcs.2007.04.009","volume":"174","author":"J.W. Maessen","year":"2007","unstructured":"Maessen, J.W.: Arvind: Store Atomicity for Transactional Memory. Electronic Notes in Theoretical Computer Science\u00a0174(9), 117\u2013137 (2007)","journal-title":"Electronic Notes in Theoretical Computer Science"},{"key":"4_CR20","doi-asserted-by":"crossref","unstructured":"Manson, J., Pugh, W., Adve, S.: The Java Memory Model. In: SIGPLAN Symp. on Principles of Programming Languages (January 2005)","DOI":"10.1145\/1040305.1040336"},{"key":"4_CR21","doi-asserted-by":"crossref","unstructured":"Marathe, V.J., Spear, M.F., Scott, M.L.: Scalable Techniques for Transparent Privatization in Software Transactional Memory. In: Intl. Conf. on Parallel Processing (September 2008)","DOI":"10.1109\/ICPP.2008.69"},{"key":"4_CR22","doi-asserted-by":"crossref","unstructured":"Menon, V., Balensiefer, S., Shpeisman, T., Adl-Tabatabai, A.R., Hudson, R., Saha, B., Welc, A.: Single Global Lock Semantics in a Weakly Atomic STM. In: 3rd SIGPLAN Workshop on Transactional Computing (February 2008)","DOI":"10.1145\/1402227.1402235"},{"key":"4_CR23","doi-asserted-by":"crossref","unstructured":"Menon, V., Balensiefer, S., Shpeisman, T., Adl-Tabatabai, A.R., Hudson, R.L., Saha, B., Welc, A.: Practical Weak-Atomicity Semantics for Java STM. In: ACM Symp. on Parallelism in Algorithms and Architectures (June 2008)","DOI":"10.1145\/1378533.1378588"},{"key":"4_CR24","doi-asserted-by":"crossref","unstructured":"Moore, K.F., Grossman, D.: High-Level Small-Step Operational Semantics for Transactions. In: SIGPLAN Symp. on Principles of Programming Languages (January 2008)","DOI":"10.1145\/1328438.1328448"},{"key":"4_CR25","doi-asserted-by":"crossref","unstructured":"Schneider, F.T., Menon, V., Shpeisman, T., Adl-Tabatabai, A.R.: Dynamic Optimization for Efficient Strong Atomicity. In: Intl. Conf. on Object-Oriented Programming, Systems, Languages, and Applications (October 2008)","DOI":"10.1145\/1449764.1449779"},{"key":"4_CR26","unstructured":"Scott, M.L.: Sequential Specification of Transactional Memory Semantics. In: 1st SIGPLAN Workshop on Transactional Computing (June 2006)"},{"key":"4_CR27","doi-asserted-by":"crossref","unstructured":"Shpeisman, T., Adl-Tabatabai, A.R., Geva, R., Ni, Y., Welc, A.: Towards Transactional Memory Semantics for C++. In: ACM Symp. on Parallelism in Algorithms and Architectures (August 2009)","DOI":"10.1145\/1583991.1584012"},{"key":"4_CR28","doi-asserted-by":"crossref","unstructured":"Shpeisman, T., Menon, V., Adl-Tabatabai, A.R., Balensiefer, S., Grossman, D., Hudson, R.L., Moore, K.F., Saha, B.: Enforcing Isolation and Ordering in STM. In: SIGPLAN Conf. on Programming Language Design and Implementation (June 2007)","DOI":"10.1145\/1250734.1250744"},{"key":"4_CR29","doi-asserted-by":"crossref","unstructured":"Smaragdakis, Y., Kay, A., Behrends, R., Young, M.: Transactions with Isolation and Cooperation. In: Intl. Conf. on Object-Oriented Programming, Systems, Languages, and Applications (October 2007)","DOI":"10.1145\/1297027.1297042"},{"key":"4_CR30","doi-asserted-by":"crossref","unstructured":"Spear, M.F., Dalessandro, L., Marathe, V.J., Scott, M.L.: Ordering-Based Semantics for Software Transactional Memory. In: Intl. Conf. on Principles of Distributed Systems (December 2008)","DOI":"10.1007\/978-3-540-92221-6_19"},{"key":"4_CR31","doi-asserted-by":"crossref","unstructured":"Spear, M.F., Dalessandro, L., Marathe, V.J., Scott, M.L.: A Comprehensive Contention Management Strategy for Software Transactional Memory. In: SIGPLAN Symp. on Principles and Practice of Parallel Programming (February 2009)","DOI":"10.1145\/1594835.1504199"},{"key":"4_CR32","doi-asserted-by":"crossref","unstructured":"Spear, M.F., Silverman, M., Dalessandro, L., Michael, M.M., Scott, M.L.: Implementing and Exploiting Inevitability in Software Transactional Memory. In: 2008 Intl. Conf. on Parallel Processing (September 2008)","DOI":"10.1109\/ICPP.2008.55"},{"key":"4_CR33","unstructured":"Volos, H., Goyal, N., Swift, M.: Pathological Interaction of Locks with Transactional Memory. In: 3rd SIGPLAN Workshop on Transactional Computing (February 2008)"},{"key":"4_CR34","doi-asserted-by":"crossref","unstructured":"Wang, C., Chen, W.Y., Wu, Y., Saha, B., Adl-Tabatabai, A.R.: Code Generation and Optimization for Transactional Memory Constructs in an Unmanaged Language. In: Intl. Symp. on Code Generation and Optimization (March 2007)","DOI":"10.1109\/CGO.2007.4"},{"key":"4_CR35","doi-asserted-by":"crossref","unstructured":"Welc, A., Saha, B., Adl-Tabatabai, A.R.: Irrevocable Transactions and Their Applications. In: ACM Symp. on Parallelism in Algorithms and Architectures (June 2008)","DOI":"10.1145\/1378533.1378584"}],"container-title":["Lecture Notes in Computer Science","Distributed Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15763-9_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T23:52:49Z","timestamp":1685749969000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15763-9_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642157622","9783642157639"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15763-9_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}