{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:30:01Z","timestamp":1725564601515},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642157653"},{"type":"electronic","value":"9783642157660"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15766-0_116","type":"book-chapter","created":{"date-parts":[[2010,9,2]],"date-time":"2010-09-02T20:41:05Z","timestamp":1283460065000},"page":"660-665","source":"Crossref","is-referenced-by-count":0,"title":["Recent Trends in Superscalar Architecture to Exploit More Instruction Level Parallelism"],"prefix":"10.1007","author":[{"given":"Ritu","family":"Baniwal","sequence":"first","affiliation":[]},{"given":"Kumar Sambhav","family":"Pandey","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"116_CR1","doi-asserted-by":"crossref","unstructured":"Smith, J.E., Sohi, G.S.: The Microarchitecture of Superscalar Processors. In: IEEE, vol. 83, no. 12 (December 1995)","DOI":"10.1109\/5.476078"},{"issue":"2","key":"116_CR2","doi-asserted-by":"publisher","first-page":"2840","DOI":"10.1109\/40.491460","volume":"16","author":"K. Yeager","year":"1996","unstructured":"Yeager, K.: The MIPS R10000 Superscalar Microprocessor. IEEE Micro.\u00a016(2), 2840 (1996)","journal-title":"IEEE Micro."},{"key":"116_CR3","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1147\/rd.111.0008","volume":"11","author":"D.W. Anderson","year":"1967","unstructured":"Anderson, D.W., Sparacio, F.J., Tomasulo, R.M.: The IBM System\/360 Model 91: Machine Philosophy and Instruction-Handling. IBM Journal of Research and Development\u00a011, 8\u201324 (1967)","journal-title":"IBM Journal of Research and Development"},{"key":"116_CR4","doi-asserted-by":"crossref","unstructured":"Keckler, S.W., Dally, W.J.: Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism. In: ACM (1992)","DOI":"10.1145\/139669.139728"},{"key":"116_CR5","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 4th edn."},{"key":"116_CR6","unstructured":"Kish, B.J., Preiss, B.R.: Hobbes: A Multithreaded Superscalar Architecture"},{"key":"116_CR7","doi-asserted-by":"crossref","unstructured":"Hironaka, T., Maeda, M., Tanigawa, K., Sueyoshi, T., Aoyama, K., Koide, T., Mattausch, H.J., Saito, T.: Superscalar Processor With Multibank Register File. In: Innovative Architecture for Future Generation High- Performance Processors and Systems, IWIA 2005 (2005)","DOI":"10.1109\/IWIA.2005.42"},{"key":"116_CR8","doi-asserted-by":"crossref","unstructured":"Seznec, A., Toullec, E., Rochecouste, O.: Register Write Specialization Register Read Specialization: A Path to Complexity-Effective Wide-Issue Superscalar Processors. In: 35th Annual IEEE\/ACM International Symposium on Microarchitecture (2002)","DOI":"10.1109\/MICRO.2002.1176265"},{"key":"116_CR9","first-page":"33","volume":"26","author":"J.E. Thornton","year":"1961","unstructured":"Thornton, J.E.: Parallel Operation in the Control Data 6600. Fall Joint Computers Conference\u00a026, 33\u201340 (1961)","journal-title":"Fall Joint Computers Conference"},{"key":"116_CR10","doi-asserted-by":"crossref","unstructured":"Tomasulo, R.M.: An Efficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal of Research and Development, 25\u201333 (January 1967)","DOI":"10.1147\/rd.111.0025"},{"key":"116_CR11","doi-asserted-by":"crossref","unstructured":"Vajapeyam, S., Mitra, T.: Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences. In: ACM (1997)","DOI":"10.1145\/264107.264119"},{"key":"116_CR12","doi-asserted-by":"crossref","unstructured":"Glass, D.N.: Compile-time Instruction Scheduling for Superscalar Processors. In: IEEE (1990)","DOI":"10.1109\/CMPCON.1990.63752"},{"key":"116_CR13","doi-asserted-by":"crossref","unstructured":"Bing, Y., Zhigang, M., Chuhui, G.: A Microarchitecture of Clustered Superscalar Processor. In: IEEE (2007)","DOI":"10.1109\/ICASIC.2007.4415561"},{"key":"116_CR14","unstructured":"Patterson, D.A., Hennessy, J.L.: Appendix G: Computer Organization and Design. In: The Hardware and Software Interface, 4th edn.,"},{"key":"116_CR15","volume-title":"Computation World: Future Computing, Service Computation, Cognitive, Adaptive, Content, Patterns","author":"S. Uhrig","year":"2009","unstructured":"Uhrig, S., Shehan, B., Jahr, R., Ungerer, T.: A Two-dimensional Superscalar Processor Architecture. In: Computation World: Future Computing, Service Computation, Cognitive, Adaptive, Content, Patterns, IEEE, Los Alamitos (2009)"}],"container-title":["Communications in Computer and Information Science","Information and Communication Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15766-0_116.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T13:05:20Z","timestamp":1619787920000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15766-0_116"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642157653","9783642157660"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15766-0_116","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2010]]}}}