{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:26:25Z","timestamp":1740547585951,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642157653"},{"type":"electronic","value":"9783642157660"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15766-0_31","type":"book-chapter","created":{"date-parts":[[2010,9,2]],"date-time":"2010-09-02T20:41:05Z","timestamp":1283460065000},"page":"215-222","source":"Crossref","is-referenced-by-count":1,"title":["High Speed Cache Design Using Multi-diameter CNFET at 32nm Technology"],"prefix":"10.1007","author":[{"given":"Aminul","family":"Islam","sequence":"first","affiliation":[]},{"given":"Mohd.","family":"Hasan","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"31_CR1","doi-asserted-by":"crossref","unstructured":"Duvall, S.G.: Statistical circuit modeling and optimization. In: 5th Intl. Workshop on Statistical Metrology, pp. 56\u201363 (2000)","DOI":"10.1109\/IWSTM.2000.869312"},{"key":"31_CR2","unstructured":"Eisele, M., Berthold, J., Schmitt-Landsiedel, D., Mahnkopf, R.: The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits. In: Proc. ISLPED 1996, pp. 237\u2013242 (1996)"},{"key":"31_CR3","doi-asserted-by":"crossref","unstructured":"Burnett, D., Erington, K., Subramanian, C., Baker, K.: Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits. In: Proc. Symp. VLSI Tech., pp. 15\u201316 (1994)","DOI":"10.1109\/VLSIT.1994.324400"},{"key":"31_CR4","doi-asserted-by":"crossref","unstructured":"Rusu, S., Tam, S., Muljono, H., Ayers, D., Chang, J., Cherkauer, B., Stinson, J., Benoit, J., Varada, R., Leung, J.: A 65-nm Dual-Core Multithreaded Xeon Processor With 16-MB L3 Cache. IEEE Journal of Solid-State Circuits (2007)","DOI":"10.1109\/JSSC.2006.885041"},{"key":"31_CR5","doi-asserted-by":"crossref","unstructured":"Alam, M., Kang, K., Paul, B.C., Roy, K.: Reliability and Process \u2013Variation Aware Design of VLSI Circuits. In: Proceedings of 14th IPFA 2007, Bangalore, India (2007)","DOI":"10.1109\/IPFA.2007.4378050"},{"key":"31_CR6","unstructured":"Stanford University CNFET Model Web site (2008), http:\/\/nano.stanford.edu\/model.php?id=23"},{"key":"31_CR7","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J. Deng","year":"2007","unstructured":"Deng, J., Wong, H.-S.P.: A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application - Part I: Model of the Intrinsic Channel Region. IEEE Trans. Electron Devices\u00a054, 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"31_CR8","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J. Deng","year":"2007","unstructured":"Deng, J., Wong, H.-S.P.: A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application - Part II: Full Device Model and Circuit Performance Benchmarking. IEEE Trans. Electron Devices\u00a054, 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"31_CR9","doi-asserted-by":"crossref","unstructured":"Aly, R., Faisal, M., Bayoumi, A.: Novel 7T SRAM cell for low power cache design. In: Proc. IEEE SOC Conf., pp. 171\u2013174 (2005)","DOI":"10.1109\/SOCC.2005.1554488"},{"key":"31_CR10","unstructured":"Berkeley Predictive Technology Model, UC Berkeley Device Group, http:\/\/www-device.eecs.berkeley.edu\/~ptm\/"},{"key":"31_CR11","doi-asserted-by":"crossref","unstructured":"Calhoun, B.H., Chandrakasan, A.P.: Static Noise Margin Variation for Sub-threshold SRAM in 65-nm CMOS. IEEE Journal of Solid State Circuits\u00a042(7) (2006)","DOI":"10.1109\/JSSC.2006.873215"},{"key":"31_CR12","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"J.M. Rabaey","year":"1996","unstructured":"Rabaey, J.M.: Digital Integrated Circuits: A Design Perspective. Prentice-Hall, Englewood Cliffs (1996)"}],"container-title":["Communications in Computer and Information Science","Information and Communication Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15766-0_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T13:42:18Z","timestamp":1740490938000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15766-0_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642157653","9783642157660"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15766-0_31","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2010]]}}}