{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:52:00Z","timestamp":1725565920112},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642159060"},{"type":"electronic","value":"9783642159077"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-15907-7_20","type":"book-chapter","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T18:24:36Z","timestamp":1284488676000},"page":"158-165","source":"Crossref","is-referenced-by-count":1,"title":["Feature Extraction Using Reconfigurable Hardware"],"prefix":"10.1007","author":[{"given":"Wies\u0142aw","family":"Pamula","sequence":"first","affiliation":[]}],"member":"297","reference":[{"unstructured":"Virtex-6, Spartan-6 Family Overview. Xilinx Inc. San Jose, CA USA (2010)","key":"20_CR1"},{"unstructured":"Altera Product Catalog. Altera Co. San Jose, CA, USA (2009)","key":"20_CR2"},{"key":"20_CR3","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1016\/S1383-7621(03)00065-1","volume":"49","author":"D. Benitez","year":"2003","unstructured":"Benitez, D.: Performance of Reconfigurable Architectures for Image-Procesing Applications. Journal of Systems Architecture\u00a049, 193\u2013210 (2003)","journal-title":"Journal of Systems Architecture"},{"key":"20_CR4","doi-asserted-by":"publisher","first-page":"546","DOI":"10.1016\/j.micpro.2006.02.016","volume":"31","author":"R. Porter","year":"2007","unstructured":"Porter, R., Frigo, J., Conti, A., Harvey, N., Kenyon, G., Gokhale, M.: A Reconfigurable Computing Framework for Multiscale Cellular Image Processing. Microprocessors and Microsystems\u00a031, 546\u2013563 (2007)","journal-title":"Microprocessors and Microsystems"},{"key":"20_CR5","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1007\/s11554-008-0076-y","volume":"3","author":"L. Kessal","year":"2008","unstructured":"Kessal, L., Abel, N., Karabernou, S.M., Demigny, D.: Reconfigurable Computing: Design Methodology and Hardware Tasks Scheduling for Real-Time Image Processing. J. Real-Time Image Proc.\u00a03, 131\u2013147 (2008)","journal-title":"J. Real-Time Image Proc."},{"key":"20_CR6","first-page":"362","volume-title":"Proceedings of the 9th Euromicro Conference on Digital Systems Design","author":"R. Porter","year":"2006","unstructured":"Porter, R., Frigo, J., Gokhale, M., Wolinski, C., Charot, F., Wagner, C.: A Run-Time Reconfigurable Parametric Architecture for Local Neighbourhood Image Processing. In: Proceedings of the 9th Euromicro Conference on Digital Systems Design, pp. 362\u2013370. IEEE Computer Society, Los Alamitos (2006)"},{"key":"20_CR7","doi-asserted-by":"publisher","first-page":"112","DOI":"10.1109\/CAMP.2000.875965","volume-title":"Proceedings of the 5th IEEE International Workshop on Computer Architectures for Machine Perception","author":"C. Torres-Huitzil","year":"2000","unstructured":"Torres-Huitzil, C., Arias-Estrada, M.: An FPGA Architecture for High Speed Edge and Corner Detection. In: Proceedings of the 5th IEEE International Workshop on Computer Architectures for Machine Perception, pp. 112\u2013116. IEEE Computer Society, Los Alamitos (2000)"},{"key":"20_CR8","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1109\/FPL.2009.5272524","volume-title":"International Conference on Field Programmable Logic and Applications, FPL 2009","author":"C. Claus","year":"2009","unstructured":"Claus, C., Huitl, R., Rausch, J., Stechele, W.: Optimizing The SUSAN Corner Detection Algorithm for a High Speed FPGA Implementation. In: International Conference on Field Programmable Logic and Applications, FPL 2009, pp. 138\u2013145. IEEE Computer Society, Los Alamitos (2009)"},{"key":"20_CR9","doi-asserted-by":"publisher","first-page":"1703","DOI":"10.1109\/TCSVT.2008.2004936","volume":"18","author":"V. Bonato","year":"2008","unstructured":"Bonato, V., Marques, E., Constantinides, G.A.: A Parallel Hardware Architecture for Scale and Rotation Invariant Feature Detection. IEEE Transactions on Circuits and Systems for Video Technology\u00a018, 1703\u20131712 (2008)","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"20_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1007\/11556121_69","volume-title":"Computer Analysis of Images and Patterns","author":"D. Baumann","year":"2005","unstructured":"Baumann, D., Tinembart, J.: Designing Mathematical Morphology Algorithms on FPGA: An Application to Image Processing. In: Gagalowicz, A., Philips, W. (eds.) CAIP 2005. LNCS, vol.\u00a03691, pp. 562\u2013569. Springer, Heidelberg (2005)"},{"key":"20_CR11","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1109\/ASPDAC.2006.1594678","volume-title":"Asia and South Pacific Conference on Design Automation","author":"K. Yamaoka","year":"2006","unstructured":"Yamaoka, K., Morimoto, T., Adachi, H., Koide, T., Mattausch, H.J.: Image Segmentation and Pattern Matching Based FPGA\/ASIC Implementation Architecture of Real-Time Object Tracking. In: Asia and South Pacific Conference on Design Automation, pp. 176\u2013181. IEEE Computer Society, Los Alamitos (2006)"},{"doi-asserted-by":"crossref","unstructured":"Batcher, K.E.: Sorting Networks and Their Applications. In: Spring Joint Computer Conf., AFIPS Proc., vol.\u00a032, pp. 307\u2013314 (1968)","key":"20_CR12","DOI":"10.1145\/1468075.1468121"},{"doi-asserted-by":"crossref","unstructured":"Liszka, K.J., Batcher, K.E.: A Generalized Bitonic Sorting Network. In: Proceedings of the International Conference on Parallel Processing, pp. 105\u2013108 (1993)","key":"20_CR13","DOI":"10.1109\/ICPP.1993.23"},{"key":"20_CR14","first-page":"362","volume-title":"Proceedings of the 7th Euromicro Conference on Digital Systems Design","author":"V. Muthukumar","year":"2004","unstructured":"Muthukumar, V., Rao, D.V.: Image Processing Algorithms on Reconfigurable Architecture Using HandelC. In: Proceedings of the 7th Euromicro Conference on Digital Systems Design, pp. 362\u2013370. IEEE Computer Society, Los Alamitos (2004)"},{"key":"20_CR15","doi-asserted-by":"publisher","first-page":"571","DOI":"10.1109\/FPL.2007.4380719","volume-title":"International Conference on Field Programmable Logic and Applications","author":"R. Beun","year":"2007","unstructured":"Beun, R., Karkowski, I., Ditzel, M.: C++ Based Design Flow for Reconfigurable Image Processing Systems. In: International Conference on Field Programmable Logic and Applications, pp. 571\u2013575. IEEE Computer Society, Los Alamitos (2007)"},{"unstructured":"Project Report: Modules of Video Traffic Incidents Detectors ZIR-WD for Road Traffic Control and Surveillance. WKP-1\/1.4.1\/1\/2005\/14\/14\/231\/2005, vol.1-6, Katowice, Poland (2007)","key":"20_CR16"}],"container-title":["Lecture Notes in Computer Science","Computer Vision and Graphics"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-15907-7_20.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T12:19:42Z","timestamp":1619785182000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-15907-7_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642159060","9783642159077"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-15907-7_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}