{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:25:59Z","timestamp":1775744759551,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":33,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642162329","type":"print"},{"value":"9783642162336","type":"electronic"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-16233-6_12","type":"book-chapter","created":{"date-parts":[[2010,10,5]],"date-time":"2010-10-05T11:13:39Z","timestamp":1286277219000},"page":"105-117","source":"Crossref","is-referenced-by-count":13,"title":["FPGA vs. Multi-core CPUs vs. GPUs: Hands-On Experience with a Sorting Application"],"prefix":"10.1007","author":[{"given":"Cristian","family":"Grozea","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zorana","family":"Bankovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pavel","family":"Laskov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","unstructured":"Thrust, http:\/\/code.google.com\/thrust"},{"key":"12_CR2","unstructured":"Xilinx FDSE, http:\/\/www.xilinx.com\/itp\/xilinx7\/books\/data\/docs\/s3esc\/s3esc0081_72.html"},{"key":"12_CR3","unstructured":"Project ReMIND (2007), http:\/\/www.remind-ids.org"},{"key":"12_CR4","unstructured":"Xilinx application note XAPP1052, v1.1 (2008), http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1052.pdf"},{"key":"12_CR5","first-page":"307","volume-title":"Proceedings of the Spring Joint Computer Conference","author":"K.E. Batcher","year":"1968","unstructured":"Batcher, K.E.: Sorting networks and their applications. In: Proceedings of the Spring Joint Computer Conference, April 30-May 2, pp. 307\u2013314. ACM, New York (1968)"},{"key":"12_CR6","unstructured":"Brodtkorb, A.R., Dyken, C., Hagen, T.R., Hjelmervik, J., Storaasli, O.O.: State-of-the-Art In Heterogeneous Computing. Journal of Scientific Programming (draft, accepted for publication)"},{"key":"12_CR7","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1145\/1646461.1646466","volume-title":"Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications","author":"R.D. Chamberlain","year":"2009","unstructured":"Chamberlain, R.D., Ganesan, N.: Sorting on architecturally diverse computer systems. In: Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications, pp. 39\u201346. ACM, New York (2009)"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Che, S., Li, J., Sheaffer, J.W., Skadron, K., Lach, J.: Accelerating compute-intensive applications with gpus and fpgas. In: Symposium on Application Specific Processors (2008)","DOI":"10.1109\/SASP.2008.4570793"},{"issue":"1","key":"12_CR9","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/99.660313","volume":"5","author":"L. Dagum","year":"1998","unstructured":"Dagum, L., Menon, R.: Open MP: An Industry-Standard API for Shared-Memory Programming. IEEE Computational Science and Engineering\u00a05(1), 46\u201355 (1998)","journal-title":"IEEE Computational Science and Engineering"},{"key":"12_CR10","unstructured":"Dongarra, J., Gannon, D., Fox, G., Kennedy, K.: The impact of multicore on computational science software. CTWatch Quarterly (February 2007)"},{"key":"12_CR11","unstructured":"Grozea, C., Gehl, C., Popescu, M.: ENCOPLOT: Pairwise Sequence Matching in Linear Time Applied to Plagiarism Detection. In: 3rd Pan Workshop. Uncovering Plagiarism, Authorship And Social Software Misuse, p. 10"},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"Harkins, J., El-Ghazawi, T., El-Araby, E., Huang, M.: Performance of sorting algorithms on the SRC 6 reconfigurable computer. In: Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology, pp. 295\u2013296 (2005)","DOI":"10.1109\/FPT.2005.1568568"},{"key":"12_CR13","doi-asserted-by":"crossref","unstructured":"Hofstee, H.P.: Power efficient processor architecture and the Cell processor. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, San Francisco, CA, pp. 258\u2013262 (2005)","DOI":"10.1109\/HPCA.2005.26"},{"key":"12_CR14","first-page":"19","volume-title":"ACM SIGGRAPH 2008 papers","author":"Q. Hou","year":"2008","unstructured":"Hou, Q., Zhou, K., Guo, B.: BSGP: bulk-synchronous GPU programming. In: ACM SIGGRAPH 2008 papers, p. 19. ACM, New York (2008)"},{"key":"12_CR15","unstructured":"Kl\u00f6ckner, A., Pinto, N., Lee, Y., Catanzaro, B., Ivanov, P., Fasih, A., Sarma, A.D., Nanongkai, D., Pandurangan, G., Tetali, P., et al.: PyCUDA: GPU Run-Time Code Generation for High-Performance Computing. Arxiv preprint arXiv:0911.3456 (2009)"},{"key":"12_CR16","doi-asserted-by":"crossref","unstructured":"Korrenek, J., Sekanina, L.: Intrinsic evolution of sorting networks: A novel complete hardware implementation for FPGAs. LNCS, pp. 46\u201355. Springer, Heidelberg","DOI":"10.1007\/11549703_5"},{"key":"12_CR17","doi-asserted-by":"crossref","unstructured":"Koza, J.R., Bennett III, F.H., Hutchings, J.L., Bade, S.L., Keane, M.A., Andre, D.: Evolving sorting networks using genetic programming and the rapidlyreconfigurable Xilinx 6216 field-programmable gate array. In: Conference Record of the Thirty-First Asilomar Conference on Signals, Systems & Computers, vol.\u00a01 (1997)","DOI":"10.1109\/ACSSC.1997.680275"},{"key":"12_CR18","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/EC2ND.2008.8","volume-title":"Proceedings of the 2008 European Conference on Computer Network Defense","author":"T. Krueger","year":"2008","unstructured":"Krueger, T., Gehl, C., Rieck, K., Laskov, P.: An Architecture for Inline Anomaly Detection. In: Proceedings of the 2008 European Conference on Computer Network Defense, pp. 11\u201318. IEEE Computer Society, Los Alamitos (2008)"},{"key":"12_CR19","doi-asserted-by":"crossref","unstructured":"Leischner, N., Osipov, V., Sanders, P.: GPU sample sort. Arxiv preprint arXiv:0909.5649 (2009)","DOI":"10.1109\/IPDPS.2010.5470444"},{"key":"12_CR20","doi-asserted-by":"crossref","unstructured":"Lindholm, E., Nickolls, J., Oberman, S., Montrym, J.: NVIDIA Tesla: A unified graphics and computing architecture. IEEE Micro, 39\u201355 (2008)","DOI":"10.1109\/MM.2008.31"},{"key":"12_CR21","unstructured":"Martinez, J., Cumplido, R., Feregrino, C.: An FPGA-based parallel sorting architecture for the Burrows Wheeler transform. In: ReConFig 2005. International Conference on Reconfigurable Computing and FPGAs, p. 7 (2005)"},{"key":"12_CR22","unstructured":"Muller, M.S., Knupfer, A., Jurenz, M., Lieber, M., Brunst, H., Mix, H., Nagel, W.E.: Developing Scalable Applications with Vampir, VampirServer and VampirTrace. In: Proceedings of the Minisymposium on Scalability and Usability of HPC Programming Tools at PARCO (2007) (to appear)"},{"key":"12_CR23","doi-asserted-by":"crossref","unstructured":"Munshi, A.: The OpenCL specification version 1.0. Khronos OpenCL Working Group (2009)","DOI":"10.1109\/HOTCHIPS.2009.7478342"},{"key":"12_CR24","doi-asserted-by":"crossref","unstructured":"Nickolls, J., Buck, I., Garland, M., Skadron, K.: Scalable parallel programming with CUDA (2008)","DOI":"10.1145\/1401132.1401152"},{"issue":"5","key":"12_CR25","doi-asserted-by":"publisher","first-page":"879","DOI":"10.1109\/JPROC.2008.917757","volume":"96","author":"J.D. Owens","year":"2008","unstructured":"Owens, J.D., Houston, M., Luebke, D., Green, S., Stone, J.E., Phillips, J.C.: GPU computing. Proceedings-IEEE\u00a096(5), 879 (2008)","journal-title":"Proceedings-IEEE"},{"issue":"4","key":"12_CR26","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1007\/s11416-006-0030-0","volume":"2","author":"K. Rieck","year":"2007","unstructured":"Rieck, K., Laskov, P.: Language models for detection of unknown attacks in network traffic. Journal in Computer Virology\u00a02(4), 243\u2013256 (2007)","journal-title":"Journal in Computer Virology"},{"key":"12_CR27","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/IPDPS.2009.5161005","volume-title":"Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed Processing","author":"N. Satish","year":"2009","unstructured":"Satish, N., Harris, M., Garland, M.: Designing efficient sorting algorithms for manycore GPUs. In: Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed Processing, pp. 1\u201310. IEEE Computer Society, Los Alamitos (2009)"},{"key":"12_CR28","unstructured":"Sengupta, S., Harris, M., Zhang, Y., Owens, J.D.: Scan primitives for GPU computing. In: Proceedings of the 22nd ACM SIGGRAPH\/EUROGRAPHICS Symposium on Graphics Hardware, p. 106. Eurographics Association (2007)"},{"key":"12_CR29","unstructured":"Smith, M.C., Vetter, J.S., Alam, S.R.: Scientific computing beyond CPUs: FPGA implementations of common scientific kernels. In: Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices, MAPLD 2005, Citeseer (2005)"},{"issue":"20","key":"12_CR30","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1109\/T-C.1971.223205","volume":"100","author":"H.S. Stone","year":"1971","unstructured":"Stone, H.S.: Parallel processing with the perfect shuffle. IEEE Transactions on Computers\u00a0100(20), 153\u2013161 (1971)","journal-title":"IEEE Transactions on Computers"},{"key":"12_CR31","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1145\/1508128.1508139","volume-title":"Proceeding of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"D.B. Thomas","year":"2009","unstructured":"Thomas, D.B., Howes, L., Luk, W.: A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation. In: Proceeding of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 63\u201372. ACM, New York (2009)"},{"key":"12_CR32","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/1128022.1128027","volume-title":"Proceedings of the 3rd Conference on Computing Frontiers","author":"S. Williams","year":"2006","unstructured":"Williams, S., Shalf, J., Oliker, L., Kamil, S., Husbands, P., Yelick, K.: The potential of the cell processor for scientific computing. In: Proceedings of the 3rd Conference on Computing Frontiers, pp. 9\u201320. ACM, New York (2006)"},{"key":"12_CR33","first-page":"362","volume-title":"Proceedings of the 1994 IEEE\/ACM International Conference on Computer-Aided Design","author":"Y.L. Wu","year":"1994","unstructured":"Wu, Y.L., Chang, D.: On the NP-completeness of regular 2-D FPGA routing architectures and a novel solution. In: Proceedings of the 1994 IEEE\/ACM International Conference on Computer-Aided Design, pp. 362\u2013366. IEEE Computer Society Press, Los Alamitos (1994)"}],"container-title":["Lecture Notes in Computer Science","Facing the Multicore-Challenge"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-16233-6_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T06:37:52Z","timestamp":1740551872000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-16233-6_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642162329","9783642162336"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-16233-6_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010]]}}}