{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T19:14:39Z","timestamp":1742930079794,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642162329"},{"type":"electronic","value":"9783642162336"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-16233-6_5","type":"book-chapter","created":{"date-parts":[[2010,10,5]],"date-time":"2010-10-05T11:13:39Z","timestamp":1286277219000},"page":"16-28","source":"Crossref","is-referenced-by-count":1,"title":["A Majority-Based Control Scheme for Way-Adaptable Caches"],"prefix":"10.1007","author":[{"given":"Masayuki","family":"Sato","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryusuke","family":"Egawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Takizawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Kobayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Ravindran, R., Chu, M., Mahlke, S.: Compiler-Managed Partitioned Data Caches for Low Power. In: Proc. the 2007 ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, pp. 237\u2013247 (2007)","DOI":"10.1145\/1254766.1254809"},{"issue":"1","key":"5_CR2","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/B:SUPE.0000014800.27383.8f","volume":"28","author":"G. Suh","year":"2004","unstructured":"Suh, G., Rudolph, L., Devadas, S.: Dynamic Partitioning of Shared Cache Memory. Journal of Supercomputing\u00a028(1), 7\u201326 (2004)","journal-title":"Journal of Supercomputing"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Patt, Y.N.: Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In: Proceedings of 39th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 423\u2013432 (2006)","DOI":"10.1109\/MICRO.2006.49"},{"issue":"2","key":"5_CR4","doi-asserted-by":"crossref","first-page":"221","DOI":"10.3233\/EMC-2006-00027","volume":"2","author":"A. Settle","year":"2006","unstructured":"Settle, A., Connors, D., Gibert, E., Gonz\u00e1les, A.: A Dynamically Reconfigurable Cache for Multithreaded Processors. Journal of Embedded Computing\u00a02(2), 221\u2013233 (2006)","journal-title":"Journal of Embedded Computing"},{"key":"5_CR5","unstructured":"Kihm, J., Settle, A., Janiszewski, A., Connors, D.: Understanding the Impact of Inter-Thread Cache Interference on ILP in Modern SMT Processors. The Journal of Instruction-Level Parallelism\u00a07 (2005)"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Albonesi, D.H.: Selective Cache Ways: On-Demand Cache Resource Allocation. In: Proceedings of 32nd Annual International Symposium on Microarchitecture, pp. 248\u2013259 (1999)","DOI":"10.1109\/MICRO.1999.809463"},{"issue":"3","key":"5_CR7","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1145\/1101868.1101874","volume":"33","author":"H. Kobayashi","year":"2005","unstructured":"Kobayashi, H., Kotera, I., Takizawa, H.: Locality Analysis to Control Dynamically Way-Adaptable Caches. ACM SIGARCH Computer Architecture News\u00a033(3), 25\u201332 (2005)","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"2","key":"5_CR8","first-page":"149","volume":"3","author":"I. Kotera","year":"2008","unstructured":"Kotera, I., Abe, K., Egawa, R., Takizawa, H., Kobayashi, H.: Power-Aware Dynamic Cache Partitioning for CMPs. Transaction on High-Performance Embedded Architectures and Compilers\u00a03(2), 149\u2013167 (2008)","journal-title":"Transaction on High-Performance Embedded Architectures and Compilers"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Chandra, D., Guo, F., Kim, S., Solihin, Y.: Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pp. 340\u2013351 (2005)","DOI":"10.1109\/HPCA.2005.27"},{"issue":"4","key":"5_CR10","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MM.2006.82","volume":"26","author":"N.L. Binkert","year":"2006","unstructured":"Binkert, N.L., Dreslinski, R.G., Hsu, L.R., Lim, K.T., Saidi, A.G., Reinhardt, S.K.: The M5 Simulator: Modeling Networked Systems. IEEE Micro\u00a026(4), 52\u201360 (2006)","journal-title":"IEEE Micro"},{"key":"5_CR11","unstructured":"AMD: Family 10h AMD Phenom II Processor Product Data Sheet. Technical Documents of Advanced Micro Devices (June 2009)"},{"key":"5_CR12","unstructured":"Yang, S.H., Powell, M.D., Falsafi, B., Vijaykumar, T.N.: Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay. In: Proceedings of The Eighth International Symposium on High-Performance Computer Architecture (2002)"},{"issue":"4","key":"5_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"J.L. Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 Benchmark Descriptions. ACM SIGARCH Computer Architecture News\u00a034(4), 1\u201317 (2006)","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"5_CR14","unstructured":"Sato, M., Kotera, I., Egawa, R., Takizawa, H., Kobayashi, H.: A Cache-Aware Thread Scheduling Policy for Multi-Core Processors. In: Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Networks, pp. 109\u2013114 (2009)"}],"container-title":["Lecture Notes in Computer Science","Facing the Multicore-Challenge"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-16233-6_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T06:37:30Z","timestamp":1740551850000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-16233-6_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642162329","9783642162336"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-16233-6_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}