{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T22:17:51Z","timestamp":1779920271066,"version":"3.53.1"},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642162558","type":"print"},{"value":"9783642162565","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-16256-5_6","type":"book-chapter","created":{"date-parts":[[2010,10,5]],"date-time":"2010-10-05T12:20:54Z","timestamp":1286281254000},"page":"35-46","source":"Crossref","is-referenced-by-count":82,"title":["OTAWA: An Open Toolbox for Adaptive WCET Analysis"],"prefix":"10.1007","author":[{"given":"Cl\u00e9ment","family":"Ballabriga","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hugues","family":"Cass\u00e9","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christine","family":"Rochange","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pascal","family":"Sainrat","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Alt, M., Ferdinand, C., Martin, F., Wilhelm, R.: Cache Behavior Prediction by Abstract Interpretation. In: Static Analysis Symposium (1996)","DOI":"10.1007\/3-540-61739-6_33"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Ballabriga, C., Cass\u00e9, H.: Improving the First-Miss Computation in Set-Associative Instruction Caches. In: Euromicro Conf. on Real-Time Systems (2008)","DOI":"10.1109\/ECRTS.2008.34"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Bate, I., Reutemann, R.: Efficient Integration of Bimodal Branch Prediction and Pipeline Analysis. In: IEEE Int\u2019l Conference on Embedded and Real-Time Computing Systems and Applications (2005)","DOI":"10.1109\/RTCSA.2005.41"},{"key":"6_CR4","unstructured":"Bernat, G., Colin, A., Petters, S.: pWCET a Toolset for automatic Worst-Case Execution Time Analysis of Real-Time Embedded Programs. In: 3rd Intl Workshop on WCET Analysis (2003)"},{"key":"6_CR5","unstructured":"Bourgade, R., Ballabriga, C., Cass\u00e9, H., Rochange, C., Sainrat, P.: Accurate analysis of memory latencies for WCET estimation. In: Int\u2019l Conference on Real-Time and Network Systems (2008)"},{"key":"6_CR6","unstructured":"Burgui\u00e8re, C., Rochange, C.: On the Complexity of Modelling Dynamic Branch Predictors when Computing Worst-Case Execution Times. In: ERCIM\/DECOS Workshop on Dependable Embedded Systems (2007)"},{"key":"6_CR7","unstructured":"Cass\u00e9, H., Heydemann, K., Ozaktas, H., Ponroy, J., Rochange, C., Zendra, O.: A Framework to Experiment Optimizations for Real-Time and Embedded Software. In: Int\u2019l Conf. on Embedded Real Time Software and Systems (2010)"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Cass\u00e9, H., Sainrat, P., Ballabriga, C., De Michiel, M.: Experimentation of WCET Computation on Both Ends of Automotive Processor Range. In: Workshop on Critical Automotive Applications: Robustness and Safety (2010)","DOI":"10.1145\/1772643.1772663"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Colin, A., Puaut, I.: Worst Case Execution Time Analysis for a Processor with Branch Prediction. Real-Time Systems Journal\u00a018(2) (2000)","DOI":"10.1023\/A:1008149332687"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Colin, A., Puaut, I.: A Modular and Retargetable Framework for Tree-based WCET Analysis. In: Euromicro Conference on Real-Time Systems (2001)","DOI":"10.1109\/EMRTS.2001.933995"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Cousot, P., Cousot, R.: Abstract Interpretation - A Unified Lattice Model for Static Analysis of Programs by Construction or Approximation of Fixpoints. In: ACM Symp. on Principles of Programming Languages (1977)","DOI":"10.1145\/512950.512973"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"De Michiel, M., Bonenfant, A., Cass\u00e9, H., Sainrat, P.: Static loop bound analysis of C programs based on flow analysis and abstract interpretation. In: IEEE Int\u2019l Conf. on Embedded and Real-Time Computing Systems and Applications (2008)","DOI":"10.1109\/RTCSA.2008.53"},{"key":"6_CR13","unstructured":"Ferdinand, C., Martin, F., Wilhelm, R.: Applying compiler techniques to cache behavior prediction. In: ACM SIGPLAN Workshop on Language, Compiler and Tool Support for Real-Time Systems (1997)"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Hardy, D., Puaut, I.: WCET analysis of multi-level non-inclusive set-associative instruction caches. In: IEEE Real-Time Systems Symposium (2008)","DOI":"10.1109\/RTSS.2008.10"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Healy, C., Arnold, R., Mueller, F., Whalley, D., Harmon, M.: Bounding pipeline and instruction cache performance. IEEE Transactions on Computers 48(1) (1999)","DOI":"10.1109\/12.743411"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Heckmann, R., Langenbach, M., Thesing, S., Wilhelm, R.: The Influence of Processor Architecture on the Design and the Results of WCET Tools. Proceedings of the IEEE\u00a091(7) (2003)","DOI":"10.1109\/JPROC.2003.814618"},{"key":"6_CR17","unstructured":"Huang, Y., Peng, L., Wu, C., Kashnikov, Y., Renneke, J., Fursin, G.: Transforming GCC into a research-friendly environment - plugins for optimization tuning and reordering, function cloning and program instrumentation. In: 2nd Int\u2019l Workshop on GCC Research Opportunities (2010)"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Li, Y.-T., Malik, S.: Performance Analysis of Embedded Software using Implicit Path Enumeration. In: Workshop on Languages, Compilers, and Tools for Real-time Systems (1995)","DOI":"10.1145\/216636.216666"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Li, X., Roychoudhury, A., Mitra, T.: Modeling out-of-order processors for WCET analysis. Real-Time Systems Journal\u00a034(3) (2006)","DOI":"10.1007\/s11241-006-9205-5"},{"key":"6_CR20","unstructured":"Lim, S.-S., Bae, Y.H., Jang, G.T., Rhee, B.-D., Min, S.L., Park, C.Y., Shin, H., Park, K., Kim, C.S.: An accurate worst case timing analysis technique for RISC processors. In: IEEE Real-Time Systems Symposium (1994)"},{"key":"6_CR21","unstructured":"Lim, S.-S., Kim, J., Min, S.-L.: A worst case timing analysis technique for optimized programs. In: International Conference on Real-Time Computing Systems and Applications (1998)"},{"key":"6_CR22","doi-asserted-by":"crossref","unstructured":"Metzlaff, S., Uhrig, S., Mische, J., Ungerer, T.: Predictable Dynamic Instruction Scratchpad for Simultaneous Multithreaded Processors. In: MEDEA Workshop (2008)","DOI":"10.1145\/1509084.1509090"},{"key":"6_CR23","doi-asserted-by":"crossref","unstructured":"Paolieri, M., Quiones, E., Cazorla, F., Bernat, G., Valero, M.: Hardware Support for WCET Analysis of HRT Multicore Systems. In: Int\u2019l Symposium on Computer Architecture (2009)","DOI":"10.1145\/1555754.1555764"},{"key":"6_CR24","doi-asserted-by":"crossref","unstructured":"Puschner, P., Burns, A.: Writing temporally predictable code. In: 7th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems (2002)","DOI":"10.1109\/WORDS.2002.1000040"},{"key":"6_CR25","unstructured":"Ratsiambahotra, T., Cass\u00e9, H., Sainrat, P.: A Versatile Generator of Instruction Set Simulators and Disassemblers. In: Int\u2019l Symp. on Performance Evaluation of Computer and Telecommunication Systems (2009)"},{"key":"6_CR26","unstructured":"Rochange, C., Bonenfant, A., Sainrat, P., Gerdes, M., Wolf, J., Ungerer, T., Petrov, Z., Mikulu, F.: WCET Analysis of a Parallel 3G Multigrid Solver Executed on the MERASA Multi-core. In: Int\u2019l Workshop on Worst-Case Execution Time Analysis (2010)"},{"key":"6_CR27","unstructured":"Rochange, C., Sainrat, P.: A Context-Parameterized Model for Static Analysis of Execution Times. Transactions on High-Performance Embedded Architectures and Compilers 2(3) (2007)"},{"key":"6_CR28","doi-asserted-by":"crossref","unstructured":"Sen, R., Srikant, Y.N.: WCET estimation for executables in the presence of data caches. In: 7th International Conference on Embedded Software (2007)","DOI":"10.1145\/1289927.1289960"},{"key":"6_CR29","doi-asserted-by":"crossref","unstructured":"Staschulat, J., Ernst, R.: Worst case timing analysis of input dependent data cache behavior. In: Euromicro Conference on Real-Time Systems (2006)","DOI":"10.1109\/ECRTS.2006.33"},{"key":"6_CR30","doi-asserted-by":"crossref","unstructured":"Theiling, H., Ferdinand, C.: Combining abstract interpretation and ILP for microarchitecture modelling and program path analysis. In: IEEE Real-Time Systems Symposium (1998)","DOI":"10.1109\/REAL.1998.739739"},{"key":"6_CR31","doi-asserted-by":"crossref","unstructured":"Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., Stenstr\u00f6m: The Worst-Case Execution Time Problem - Overview of Methods and Survey of Tools. ACM Transactions on Embedded Computing Systems 7(3) (2008)","DOI":"10.1145\/1347375.1347389"},{"key":"6_CR32","unstructured":"Open source (Mixed-Integer) Linear Programming system, http:\/\/lpsolve.sourceforge.net\/5.5\/"}],"container-title":["Lecture Notes in Computer Science","Software Technologies for Embedded and Ubiquitous Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-16256-5_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T02:46:43Z","timestamp":1606186003000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-16256-5_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642162558","9783642162565"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-16256-5_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010]]}}}