{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,28]],"date-time":"2025-02-28T05:34:51Z","timestamp":1740720891336,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642173127"},{"type":"electronic","value":"9783642173134"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-17313-4_52","type":"book-chapter","created":{"date-parts":[[2010,11,11]],"date-time":"2010-11-11T22:09:54Z","timestamp":1289513394000},"page":"514-521","source":"Crossref","is-referenced-by-count":0,"title":["Management Policies Analysis for Multi-core Shared Caches"],"prefix":"10.1007","author":[{"given":"Jianjun","family":"Du","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yixing","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongfu","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinwen","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"52_CR1","first-page":"423","volume-title":"IEEE 39th International Symposium on Microarchitecture","author":"M.K. Qureshi","year":"2006","unstructured":"Qureshi, M.K., Patt, Y.N.: Utility-Based Cache Partitioning: A Low Overhead High-Performance Runtime Mechanism to Partition Shared Caches. In: IEEE 39th International Symposium on Microarchitecture, pp. 423\u2013432. IEEE Press, Orlando (2006)"},{"issue":"1","key":"52_CR2","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/B:SUPE.0000014800.27383.8f","volume":"28","author":"G.E. Suh","year":"2004","unstructured":"Suh, G.E., Rudolph, L., Devadas, S.: Dynamic Partitioning of Shared Cache Memory. Journal of Supercomputing\u00a028(1), 7\u201326 (2004)","journal-title":"Journal of Supercomputing"},{"key":"52_CR3","first-page":"222","volume-title":"IEEE 41th International Symposium on Microarchitecture","author":"L. Haiming","year":"2008","unstructured":"Haiming, L., Michael, F., Jaehyuk, H., Doug, B.: Cache Bursts: A New Approach for Eliminating Dead Blocks and Increasing Cache Efficiency. In: IEEE 41th International Symposium on Microarchitecture, pp. 222\u2013233. IEEE Press, Washington (2008)"},{"key":"52_CR4","first-page":"381","volume-title":"34th IEEE\/ACM International Symposium on Computer Architecture","author":"M.K. Qureshi","year":"2007","unstructured":"Qureshi, M.K., Jaleel, A., Patt, Y.N., Steely, J., Emer, J.: Adaptive Insertion Policies for High-Performance Caching. In: 34th IEEE\/ACM International Symposium on Computer Architecture, pp. 381\u2013391. ACM, San Diego (2007)"},{"key":"52_CR5","first-page":"174","volume-title":"36th IEEE\/ACM International Symposium on Computer Architecture","author":"X. Yuejian","year":"2009","unstructured":"Yuejian, X., Gabriel, H.L.: PIPP: Promotion\/Insertion Pseudo-Partitioning of Multi-Core Shared Caches. In: 36th IEEE\/ACM International Symposium on Computer Architecture, pp. 174\u2013183. ACM, Austin (2009)"},{"key":"52_CR6","first-page":"167","volume-title":"33th IEEE\/ACM International Symposium on Computer Architecture","author":"M.K. Qureshi","year":"2006","unstructured":"Qureshi, M.K., Lynch, D.N., Mutlu, O., Patt, Y.N.: A Case for MLP-Aware Cache Replacement. In: 33th IEEE\/ACM International Symposium on Computer Architecture, pp. 167\u2013178. ACM, New York (2006)"},{"key":"52_CR7","doi-asserted-by":"crossref","unstructured":"Aamer, J., William, H., Qureshi, M.K., Sebot, J., Simon, S.J., Emer, J.: Adaptive Insertion Policies for Managing Shared Caches. In: 7th International Conference on Parallel Architecture and Compilation Techniques, Toronto, pp. 208\u2013219 (2008)","DOI":"10.1145\/1454115.1454145"},{"key":"52_CR8","unstructured":"The M5 Simulator System Information, http:\/\/www.m5sim.org\/wiki\/index.php\/Main_Page"},{"key":"52_CR9","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K.: Adaptive Spill-Receive for Robust High-Performance Caching in CMPs. In: 15th International Symposium on High-Performance Computer Architecture, pp. 45\u201354 (2009)","DOI":"10.1109\/HPCA.2009.4798236"},{"key":"52_CR10","doi-asserted-by":"crossref","unstructured":"Dongyuan, Z., Hong, J., Seth, S.C.: Exploiting Set-Level Non-Uniformity of Capacity Demand to Enhance CMP Cooperative Caching. In: IEEE International Parallel & Distributed Processing, pp. 1\u201310 (2010)","DOI":"10.1109\/IPDPS.2010.5470441"},{"key":"52_CR11","doi-asserted-by":"crossref","unstructured":"Jichuan, C., Gurindar, S.S.: Cooperative Cache Partitioning for Chip Multiprocessors. In: 21th Annual International Conference on Supercomputing, pp. 242\u2013252 (2007)","DOI":"10.1145\/1274971.1275005"}],"container-title":["Lecture Notes in Computer Science","Advanced Data Mining and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17313-4_52","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T19:59:15Z","timestamp":1740686355000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17313-4_52"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642173127","9783642173134"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17313-4_52","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}