{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:10:39Z","timestamp":1725570639208},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642174001"},{"type":"electronic","value":"9783642174018"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-17401-8_22","type":"book-chapter","created":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T06:36:50Z","timestamp":1291185410000},"page":"311-327","source":"Crossref","is-referenced-by-count":2,"title":["A Program Generator for Intel AES-NI Instructions"],"prefix":"10.1007","author":[{"given":"Raymond","family":"Manley","sequence":"first","affiliation":[]},{"given":"David","family":"Gregg","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"Specification for the Advanced Encryption Standard (AES) (2001)","key":"22_CR1"},{"key":"22_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04722-4","volume-title":"The design of Rijndael: AES \u2014 the Advanced Encryption Standard","author":"J. Daemen","year":"2002","unstructured":"Daemen, J., Rijmen, V.: The design of Rijndael: AES \u2014 the Advanced Encryption Standard. Springer, Heidelberg (2002)"},{"key":"22_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1007\/978-3-642-03317-9_4","volume-title":"Fast Software Encryption","author":"S. Gueron","year":"2009","unstructured":"Gueron, S.: Intel\u2019s New AES Instructions for Enhanced Performance and Security. In: Dunkelman, O. (ed.) Fast Software Encryption. LNCS, vol.\u00a05665, pp. 51\u201366. Springer, Heidelberg (2009)"},{"unstructured":"Gueron, S.: Intel Advanced Encryption Standard (AES) Instructions Set (White Paper). Intel Corp. (2010), http:\/\/software.intel.com\/file\/24917","key":"22_CR4"},{"unstructured":"Gopal, V., Feghali, W., Guilford, J., Ozturk, E., Wolrich, G., Dixon, M., Locktyukhin, M., Perminov, M.: Fast Cryptographic Computation on Intel Architecture Via Function Stitching (White Paper). Intel Corp. (2010), http:\/\/download.intel.com\/design\/intarch\/PAPERS\/323686.pdf","key":"22_CR5"},{"unstructured":"Akdemir, K., Dixon, M., Feghali, W., Fay, P., Gopal, V., Guilford, J., Ozturk, E., Wolrich, G., Zohar, R.: Breakthrough AES Performance with Intel AES New Instructions (White Paper). Intel Corp. (2010), http:\/\/software.intel.com\/file\/27067","key":"22_CR6"},{"unstructured":"Rudd, T.: Cheetah - The Python-Powered Template Engine (2007), http:\/\/www.cheetahtemplate.org\/","key":"22_CR7"},{"issue":"4","key":"22_CR8","doi-asserted-by":"publisher","first-page":"451","DOI":"10.1145\/115372.115320","volume":"13","author":"R. Cytron","year":"1991","unstructured":"Cytron, R., Ferrante, J., Rosen, B.K., Wegman, M.N., Zadeck, F.K.: Efficiently computing static single assignment form and the control dependence graph. ACM Trans. Program. Lang. Syst.\u00a013(4), 451\u2013490 (1991)","journal-title":"ACM Trans. Program. Lang. Syst."},{"key":"22_CR9","volume-title":"The Algorithm Design Manual","author":"S.S. Skiena","year":"1998","unstructured":"Skiena, S.S.: The Algorithm Design Manual. Springer, New York (1998)"},{"key":"22_CR10","first-page":"140","volume-title":"ISCA 1983: Proceedings of the 10th Annual International Symposium on Computer Architecture","author":"J.A. Fisher","year":"1983","unstructured":"Fisher, J.A.: Very Long Instruction Word architectures and the ELI-512. In: ISCA 1983: Proceedings of the 10th Annual International Symposium on Computer Architecture, pp. 140\u2013150. ACM, New York (1983)"},{"key":"22_CR11","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1145\/192724.192731","volume-title":"MICRO 27: Proceedings of the 27th Annual International Symposium on Microarchitecture","author":"B.R. Rau","year":"1994","unstructured":"Rau, B.R.: Iterative modulo scheduling: an algorithm for software pipelining loops. In: MICRO 27: Proceedings of the 27th Annual International Symposium on Microarchitecture, pp. 63\u201374. ACM, New York (1994)"},{"doi-asserted-by":"crossref","unstructured":"Manley, R., Gregg, D.: Code Generation for Hardware Accelerated AES. In: 21st IEEE International Conference on Application-specific Systems, Architectures and Processors (Poster Session), ASAP 2010 (2010)","key":"22_CR12","DOI":"10.1109\/ASAP.2010.5540955"},{"key":"22_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1007\/978-3-540-89754-5_25","volume-title":"Progress in Cryptology - INDOCRYPT 2008","author":"D.J. Bernstein","year":"2008","unstructured":"Bernstein, D.J., Schwabe, P.: New AES Software Speed Records. In: Chowdhury, D.R., Rijmen, V., Das, A. (eds.) INDOCRYPT 2008. LNCS, vol.\u00a05365, pp. 322\u2013336. Springer, Heidelberg (2008)"},{"unstructured":"Ehrsam, W.F., Meyer, C.H.W., Powers, R.L., Smith, J.L., Tuchman, W.L.: Product block cipher system for data security. Patent, US 3962539 (June 1976)","key":"22_CR14"},{"unstructured":"McGrew, D.A., Viega, J.: The Galois\/Counter Mode of Operation, GCM (2004), http:\/\/csrc.nist.gov\/CryptoToolkit\/modes\/proposedmodes\/gcm\/gcm-spec.pdf","key":"22_CR15"},{"unstructured":"Gueron, S., Kounavis, M.E.: Intel Carry-Less Multiplication Instruction and its Usage for Computing the GCM Mode (White Paper). Intel Corp. (2010), http:\/\/software.intel.com\/file\/24918","key":"22_CR16"},{"unstructured":"Eastlake, D.E., Jones, P.E.: US Secure Hash Algorithm 1, SHA1 (2001), http:\/\/www.ietf.org\/rfc\/rfc3174.txt?number=3174","key":"22_CR17"},{"unstructured":"Gopal, V., Ozturk, E., Feghali, W., Guilford, J., Wolrich, G., Dixon, M.: Optimized Galois-Counter-Mode Implementation on Intel Architecture Processors. Intel Corp. (2010), http:\/\/download.intel.com\/design\/intarch\/PAPERS\/324194.pdf","key":"22_CR18"},{"issue":"2","key":"22_CR19","first-page":"232","volume":"93","author":"M. P\u00fcschel","year":"2005","unstructured":"P\u00fcschel, M., Moura, J.M.F., Johnson, J., Padua, D., Veloso, M., Singer, B., Xiong, J., Franchetti, F., Gacic, A., Voronenko, Y., Chen, K., Johnson, R.W., Rizzolo, N.: SPIRAL: Code Generation for DSP Transforms. Proceedings of the IEEE, special issue on Program Generation, Optimization, and Adaptation\u00a093(2), 232\u2013275 (2005)","journal-title":"Proceedings of the IEEE, special issue on Program Generation, Optimization, and Adaptation"},{"doi-asserted-by":"crossref","unstructured":"Frigo, M., Steven, Johnson, G.: The Design and Implementation of FFTW3. Proceedings of the IEEE, 216\u2013231 (2005)","key":"22_CR20","DOI":"10.1109\/JPROC.2004.840301"}],"container-title":["Lecture Notes in Computer Science","Progress in Cryptology - INDOCRYPT 2010"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17401-8_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T14:26:32Z","timestamp":1559831192000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17401-8_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642174001","9783642174018"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17401-8_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}