{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:12:26Z","timestamp":1725570746653},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642174988"},{"type":"electronic","value":"9783642174995"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-17499-5_13","type":"book-chapter","created":{"date-parts":[[2010,12,7]],"date-time":"2010-12-07T13:12:47Z","timestamp":1291727567000},"page":"329-351","source":"Crossref","is-referenced-by-count":4,"title":["Green Secure Processors: Towards Power-Efficient Secure Processor Design"],"prefix":"10.1007","author":[{"given":"Siddhartha","family":"Chhabra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Solihin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","volume-title":"Hacking the Xbox: An Introduction to Reverse Engineering","author":"A. Huang","year":"2003","unstructured":"Huang, A.: Hacking the Xbox: An Introduction to Reverse Engineering. No Starch Press, San Francisco (2003)"},{"key":"13_CR2","unstructured":"Kumar, A.: Discovering Passwords in Memory (2004), http:\/\/www.infosec-writers.com\/text_resources\/"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Gassend, B., Suh, G., Clarke, D., Dijk, M., Devadas, S.: Caches and Hash Trees for Efficient Memory Integrity Verification. In: Proc. of the 9th International Symposium on High Performance Computer Architecture, HPCA-9 (2003)","DOI":"10.1109\/HPCA.2003.1183547"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Gilmont, T., Legat, J.D., Quisquater, J.J.: Enhancing the Security in the Memory Management Unit. In: Proc. of the 25th EuroMicro Conference (1999)","DOI":"10.1109\/EURMIC.1999.794507"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Lie, D., Mitchell, J., Thekkath, C., Horowitz, M.: Specifying and Verifying Hardware for Tamper-Resistant Software. In: IEEE Symposium on Security and Privacy (2003)","DOI":"10.1109\/SECPRI.2003.1199335"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Lie, D., Thekkath, C., Mitchell, M., Lincoln, P., Boneh, D., MItchell, J., Horowitz, M.: Architectural Support for Copy and Tamper Resistant Software. In: Proc. of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (2000)","DOI":"10.21236\/ADA419599"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Rogers, B., Solihin, Y., Prvulovic, M.: Efficient data protection for distributed shared memory multiprocessors. In: International Conference on Parallel Architectures and Compilation Techniques (2006)","DOI":"10.1145\/1152154.1152170"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Shi, W., Lee, H.H.: Authentication Control Point and Its Implications for Secure Processor Design. In: Proc. of the 39th Annual International Symposium on Microarchitecture (2006)","DOI":"10.1109\/MICRO.2006.11"},{"key":"13_CR9","unstructured":"Shi, W., Lee, H.H., Ghosh, M., Lu, C.: Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems. In: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pp. 123\u2013134 (September 2004)"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Shi, W., Lee, H.H., Ghosh, M., Lu, C., Boldyreva, A.: High Efficiency Counter Mode Security Architecture via Prediction and Precomputation. In: Proceedings of the 32nd International Symposium on Computer Architecture (June 2005)","DOI":"10.1145\/1080695.1069972"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Shi, W., Lee, H.H., Lu, C., Ghosh, M.: Towards the Issues in Architectural Support for Protection of Software Execution. In: Proceedings of the Workshop on Architectureal Support for Security and Anti-virus, pp. 1\u201310 (October 2004)","DOI":"10.1145\/1055626.1055629"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Suh, G., Clarke, D., Gassend, B., van Dijk, M., Devadas, S.: Efficient Memory Integrity Verification and Encryption for Secure Processor. In: Proc. of the 36th Annual International Symposium on Microarchitecture (2003)","DOI":"10.1109\/MICRO.2003.1253207"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Yan, C., Rogers, B., Englender, D., Solihin, Y., Prvulovic, M.: Improving cost, performance, and security of memory encryption and authentication. In: Proc. of the International Symposium on Computer Architecture (2006)","DOI":"10.1145\/1150019.1136502"},{"key":"13_CR14","unstructured":"Yang, J., Zhang, Y., Gao, L.: Fast Secure Processor for Inhibiting Software Piracy and Tampering. In: Proc. of the 36th Annual International Symposium on Microarchitecture (2003)"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Gao, L., Yang, J., Zhang, X., Gupta, R.: SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors. In: International Symposium on High-Performance Computer Architecture (February 2005)","DOI":"10.1109\/HPCA.2005.31"},{"issue":"4","key":"13_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1498690.1498691","volume":"5","author":"S. Chhabra","year":"2009","unstructured":"Chhabra, S., Rogers, B., Solihin, Y., Prvulovic, M.: Making secure processors os- and performance-friendly. ACM Transactions on Architecture and Code Optimization\u00a05(4), 1\u201335 (2009)","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Chhabra, S., Rogers, B., Solihin, Y.: SHIELDSTRAP: Making Secure Processors Truly Secure. In: ICCD (2009)","DOI":"10.1109\/ICCD.2009.5413140"},{"key":"13_CR18","unstructured":"NIST: Cryptographic hash algorithm competition (2008), http:\/\/csrc.nist.gov\/groups\/ST\/hash\/sha-3\/index.html"},{"key":"13_CR19","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1109\/MC.2002.1012427","volume":"35","author":"F. Stajano","year":"2002","unstructured":"Stajano, F., Anderson, R.: The resurrecting duckling: Security issues for ubiquitous computing (supplement to computer magazine). Computer\u00a035, 22\u201326 (2002)","journal-title":"Computer"},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"Rogers, B., Chhabra, S., Solihin, Y., Prvulovic, M.: Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly. In: Proc. of the 36th Annual International Symposium on Microarchitecture (2007)","DOI":"10.1109\/MICRO.2007.16"},{"key":"13_CR21","unstructured":"Renau, J., et al.: SESC (2004), http:\/\/sesc.sourceforge.net"},{"key":"13_CR22","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1145\/339647.339657","volume-title":"Proceedings of the 27th Annual International Symposium on Computer Architecture, ISCA 2000","author":"D. Brooks","year":"2000","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a framework for architectural-level power analysis and optimizations. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, ISCA 2000, pp. 83\u201394. ACM, New York (2000)"},{"key":"13_CR23","unstructured":"FIPS Publication 197: Specification for the Advanced Encryption Standard (AES). National Institute of Standards and Technology, Federal Information Processing Standards (2001)"},{"key":"13_CR24","doi-asserted-by":"crossref","unstructured":"Kgil, T., Falk, L., Mudge, T.: ChipLock: Support for Secure Microarchitectures. In: Proceedings of the Workshop on Architectural Support for Security and Anti-Virus (WASSA) (October 2004)","DOI":"10.1145\/1055626.1055644"},{"key":"13_CR25","unstructured":"http:\/\/infocenter.arm.com\/help\/index.jsp?topic=\/com.arm.doc.ddi0344c\/index.html"},{"key":"13_CR26","unstructured":"Standard Performance Evaluation Corporation (2004), http:\/\/www.spec.org"},{"key":"13_CR27","unstructured":"http:\/\/www.eecs.umich.edu\/mibench\/ (2001)"},{"key":"13_CR28","first-page":"282","volume-title":"Proc. of the 27th International Symposium on Computer Architecture","author":"L.A. Barroso","year":"2000","unstructured":"Barroso, L.A., Gharachorloo, K., McNamara, R., Nowatzyk, A., Qadeer, S., Sano, B., Smith, S., Stets, R., Verghese, B.: Piranha: A scalable architecture based on single-chip multiprocessing. In: Proc. of the 27th International Symposium on Computer Architecture, pp. 282\u2013293. ACM, New York (2000)"},{"key":"13_CR29","doi-asserted-by":"crossref","unstructured":"Mowry, T.C., Lam, M.S., Gupta, A.: Design and Evaluation of a Compiler Algorithm for Prefetching. In: 5th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (1992)","DOI":"10.1145\/143365.143488"},{"issue":"4\/5","key":"13_CR30","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1147\/rd.494.0505","volume":"49","author":"B. Sinharoy","year":"2005","unstructured":"Sinharoy, B., Kalla, R.N., Tendler, J.M., Eickemeyer, R.J., Joyner, J.B.: Power5 system microarchitecture. IBM Journal of Research and Development\u00a049(4\/5), 505\u2013521 (2005)","journal-title":"IBM Journal of Research and Development"},{"key":"13_CR31","unstructured":"CNET: Power could cost more than servers, Google warns, http:\/\/news.cnet.com\/Power-could-cost-more-than-servers,-Google-warns\/2100-1010_3-5988090.html"},{"key":"13_CR32","unstructured":"Quicklogic: Display Power Optimizer (2008), http:\/\/www.quicklogic.com\/display-power-optimizer-dpo-overview\/"}],"container-title":["Lecture Notes in Computer Science","Transactions on Computational Science X"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17499-5_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T02:54:05Z","timestamp":1606186445000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17499-5_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642174988","9783642174995"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17499-5_13","relation":{},"ISSN":["0302-9743","1866-4741"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1866-4741"}],"subject":[],"published":{"date-parts":[[2010]]}}}