{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:09:53Z","timestamp":1725570593229},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642176180"},{"type":"electronic","value":"9783642176197"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-17619-7_3","type":"book-chapter","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T06:45:07Z","timestamp":1291099507000},"page":"31-42","source":"Crossref","is-referenced-by-count":1,"title":["An Algorithm Based Concurrent Error Detection Scheme for AES"],"prefix":"10.1007","author":[{"given":"Chang N.","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Qian","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Xiao Wei","family":"Liu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: On the propagation of faults and their detection in a hardware implementation of the advanced encryption standard. In: 13th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2002), p. 303 (2002)","DOI":"10.1109\/ASAP.2002.1030729"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: A parity code based fault detection for an implementation of the advanced encryption standard. In: 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2002), p. 51 (2002)","DOI":"10.1109\/DFTVS.2002.1173501"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Breveglieri, L., Koren, I., Maistri, P.: Incorporating error detection and online reconfiguration into a regular architecture for the advanced encryption standard. In: 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2005), pp. 72\u201380 (2005)","DOI":"10.1109\/DFTVS.2005.41"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: Detecting and locating faults in VLSI implementations of the advanced encryption standard. In: 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2003), p. 105 (2003)","DOI":"10.1109\/DFTVS.2003.1250101"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: Error analysis and detection procedures for a hardware implementation of the advanced encryption standard. IEEE Transactions on Computers, 492\u2013505 (April 2003)","DOI":"10.1109\/TC.2003.1190590"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: Low cost concurrent error detection for the advanced encryption standard. IEEE Transactions on Computers, 492\u2013505 (2003)","DOI":"10.1109\/TC.2003.1190590"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: An efficient hardware-based fault diagnosis scheme for AES: performances and cost. In: 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2004), pp. 130\u2013138 (2004)","DOI":"10.1109\/DFTVS.2004.1347833"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Karpovsky, M., Kulikowski, K.J., Taubin, A.: Robust protection against fault-injection attacks on smart cards implementing the advanced encryption standard. In: International Conference on Dependable Systems and Networks (DSN 2004), p. 93 (2004)","DOI":"10.1109\/DSN.2004.1311880"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Yen, C.-H., Wu, B.-F.: Simple error detection methods for hardware implementation of Advanced Encryption Standard. IEEE Transactions on Computers, 720\u2013731 (2006)","DOI":"10.1109\/TC.2006.90"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Breveglieri, L., Koren, I., Maistri, P.: An operation-centered approach to fault detection in symmetric cryptography ciphers. IEEE Transactions on Computers, 635\u2013649 (2007)","DOI":"10.1109\/TC.2007.1015"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Karri, R., Wu, K., Mishra, P., Kim, Y.: A fault tolerant architecture for symmetric block ciphers. In: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2001), p. 0427 (2001)","DOI":"10.1109\/DFTVS.2001.966796"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Kermani, M.M., Reyhani-Masoleh, A.: Parity-based fault detection architecture of S-box for Advanced Encryption Standard. In: 21st IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2006), pp. 572\u2013580 (2006)","DOI":"10.1109\/DFT.2006.50"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Mozaffari-Kermani, M., Reyhani-Masoleh, A.: A structure-independent approach for fault detection hardware implementations of the Advanced Encryption Standard. In: Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC 2007), pp. 47\u201353 (2007)","DOI":"10.1109\/FDTC.2007.15"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Breveglieri, L., Koren, I., Maistri, P.: Detection faults in four symmetric key block ciphers. In: 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2004), pp. 258\u2013268 (2004)","DOI":"10.1109\/ASAP.2004.1342476"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Maistri, P., Vanhauwaert, P., Leveugle, R.: Evaluation of register-level protection techniques for the Advanced Encryption Standard by multi-level fault injections. In: 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), pp. 499\u2013507 (2007)","DOI":"10.1109\/DFT.2007.41"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Valinataj, M., Safari, S.: Fault tolerant arithmetic operations with multiple error detection and correction. In: 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), pp. 188\u2013196 (2007)","DOI":"10.1109\/DFT.2007.56"},{"key":"3_CR17","unstructured":"Karri, R., Kuznetsov, G., Goessel, M.: Concurrent error detection in block ciphers. In: International Test Conference 2003 (ITC 2003), p. 919 (2003)"},{"key":"3_CR18","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1109\/TC.1982.1676055","volume":"C-31","author":"J.H. Patel","year":"1982","unstructured":"Patel, J.H., Fung, L.Y.: Concurrent error detection in ALU\u2019s by recomputing with shifted operands. IEEE Trans. Comput.\u00a0C-31, 589\u2013595 (1982)","journal-title":"IEEE Trans. Comput."},{"key":"3_CR19","unstructured":"Gulati, R.K., Reddy, S.M.: Concurrent error detection in VLSI array structures. In: Proc. IEEE Internet, Conf. on Computer Design, pp. 488\u2013491 (1986)"},{"key":"3_CR20","first-page":"178","volume-title":"Yield enchancement by fault-tolerant systolic arrays in VLSI and modern signal processing","author":"R.H. Kuhn","year":"1985","unstructured":"Kuhn, R.H.: Yield enchancement by fault-tolerant systolic arrays in VLSI and modern signal processing, pp. 178\u2013184. Prentice-Hall, Englewood Cliffs (1985)"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Qin, H., Sasao, T., Iguchi, Y.: An FPGA design of AES encryption circuit with 128-bit keys. In: Great Lakes Symposium on VLSI, Proceedings of the 15th ACM Great Lakes Symposium on VLSI, Chicago, Illinois, USA, pp. 147\u2013151 (2005)","DOI":"10.1145\/1057661.1057697"},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"Gu\u00fcrkaynak, F.K., Burg, A., Felber, N., Fichtner, W., Gasser, D., Hug, F., Kaeslin, H.: A 2 Gb\/s balanced AES crypto-chip implementation. In: Great Lakes Symposium on VLSI, Proceedings of the 14th ACM Great Lakes Symposium on VLSI, Boston, MA, USA, pp. 39\u201340 (2004)","DOI":"10.1145\/988952.988963"}],"container-title":["Lecture Notes in Computer Science","Cryptology and Network Security"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17619-7_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T13:33:45Z","timestamp":1559828025000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17619-7_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642176180","9783642176197"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17619-7_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}