{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:23:26Z","timestamp":1725575006271},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_1","type":"book-chapter","created":{"date-parts":[[2011,1,12]],"date-time":"2011-01-12T21:52:42Z","timestamp":1294869162000},"page":"1-10","source":"Crossref","is-referenced-by-count":1,"title":["A Power-Aware Online Scheduling Algorithm for Streaming Applications in Embedded MPSoC"],"prefix":"10.1007","author":[{"given":"Tanguy","family":"Sassolas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicolas","family":"Ventroux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nassima","family":"Boudouani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guillaume","family":"Blanc","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"1_CR1","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1145\/1108956.1108957","volume":"37","author":"V. Venkatachalam","year":"2005","unstructured":"Venkatachalam, V., Franz, M.: Power Reduction Techniques For Microprocessor Systems. ACM Computing Surveys (CSUR)\u00a037(3), 195\u2013237 (2005)","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"1_CR2","unstructured":"Intel PXA27x Processor Family, Electrical, Mechanical, and Thermal Specification (2005)"},{"issue":"12","key":"1_CR3","doi-asserted-by":"publisher","first-page":"1497","DOI":"10.1109\/32.58762","volume":"15","author":"M.L. Dertouzos","year":"1989","unstructured":"Dertouzos, M.L., Mok, A.K.: Multiprocessor Online Scheduling of Hard-Real-Time Tasks. IEEE Transactions on Software Engineering\u00a015(12), 1497\u20131506 (1989)","journal-title":"IEEE Transactions on Software Engineering"},{"key":"1_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1007\/11757375_6","volume-title":"Integration of AI and OR Techniques in Constraint Programming for Combinatorial Optimization Problems","author":"L. Benini","year":"2006","unstructured":"Benini, L., Bertozzi, D., Guerri, A., Milano, M.: Allocation, Scheduling and Voltage Scaling on Energy Aware MPSoCs. In: Beck, J.C., Smith, B.M. (eds.) CPAIOR 2006. LNCS, vol.\u00a03990, pp. 44\u201358. Springer, Heidelberg (2006)"},{"issue":"5","key":"1_CR5","first-page":"1284","volume":"21","author":"Y.-H. Lu","year":"2002","unstructured":"Lu, Y.-H., Benini, L., De Micheli, G.: Dynamic Frequency Scaling with Buffer Insertion for Mixed Workloads. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a021(5), 1284\u20131305 (2002)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"7","key":"1_CR6","doi-asserted-by":"publisher","first-page":"800","DOI":"10.1109\/TC.2006.112","volume":"55","author":"N. Pettis","year":"2006","unstructured":"Pettis, N., Cai, L., Lu, Y.-H.: Statistically Optimal Dynamic Power Management for Streaming Data. IEEE Transactions on Computers\u00a055(7), 800\u2013814 (2006)","journal-title":"IEEE Transactions on Computers"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Kim, K.H., Buyya, R., Kim, J.: Power Aware Scheduling of Bag-of-Tasks Applications with Deadline Constraints on DVS-enabled Clusters. In: IEEE International Symposium on Cluster Computing and the Grid (CCGRID), pp. 541\u2013548 (2007)","DOI":"10.1109\/CCGRID.2007.85"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Zhang, F., Chanson, S.T.: Power-Aware Processor Scheduling under Average Delay Constraints. In: IEEE Real Time on Embedded Technology and Applications Symposium (RTAS), pp. 202\u2013212 (2005)","DOI":"10.1109\/RTAS.2005.39"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Choudhury, P., Chakrabarti, P.P., Kumar, R.: Online Dynamic Voltage Scaling using Task Graph Mapping Analysis for Multiprocessors. In: International Conference on VLSI Design (VLSID), pp. 89\u201394 (2007)","DOI":"10.1109\/VLSID.2007.121"},{"issue":"2","key":"1_CR10","doi-asserted-by":"publisher","first-page":"321","DOI":"10.1145\/1151074.1151078","volume":"5","author":"S. Hua","year":"2006","unstructured":"Hua, S., Qu, G., Bhattacharyya, S.S.: Energy-Efficient Embedded Software Implementation on Multiprocessor System-on-Chip with Multiple Voltages. ACM Transactions on Embedded Computing Systems (TECS)\u00a05(2), 321\u2013341 (2006)","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"issue":"2","key":"1_CR11","doi-asserted-by":"publisher","first-page":"307","DOI":"10.1145\/993396.993401","volume":"3","author":"F. Zhang","year":"2004","unstructured":"Zhang, F., Chanson, S.T.: Blocking-Aware Processor Voltage Scheduling for Real-Time Tasks. ACM TECS\u00a03(2), 307\u2013335 (2004)","journal-title":"ACM TECS"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Im, C., Kim, H., Ha, S.: Dynamic Voltage Scheduling Technique for Low-Power Multimedia Applications Using Buffers. In: ACM International Symposium on Low Power Electronics and Design (ISLPED), pp. 34\u201339 (2001)","DOI":"10.1145\/383082.383090"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Ventroux, N., Guerre, A., Sassolas, T., Moutaoukil, L., Bechara, C., David, R.: SESAM: an MPSoC Simulation Environment for Dynamic Application Processing. In: IEEE International Conference on Embedded Software and Systems, ICESS (2010)","DOI":"10.1109\/CIT.2010.322"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Guerre, A., Ventroux, N., David, R., Merigot, A.: Approximate-Timed Transactional Level Modeling for MPSoC Exploration: A Network-on-Chip Case Study. In: IEEE Euromicro Symposium on Digital Systems Design (DSD), pp. 390\u2013397 (2009)","DOI":"10.1109\/DSD.2009.169"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Richardson, A.: WCDMA Design Handbook (2006)","DOI":"10.1017\/CBO9781107295568"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T16:08:27Z","timestamp":1559923707000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}