{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T05:52:12Z","timestamp":1740894732583,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_10","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"94-104","source":"Crossref","is-referenced-by-count":2,"title":["On Line Power Optimization of Data Flow Multi-core Architecture Based on Vdd-Hopping for Local DVFS"],"prefix":"10.1007","author":[{"given":"Pascal","family":"Vivet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edith","family":"Beigne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hugo","family":"Lebreton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nacer-Eddine","family":"Zergainoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Bhunia, S., Datta, A., Banerjee, N., Roy, K.: GAARP: A Power-Aware GALS Architecture for Real-Time Algorithm-Specific Tasks. IEEE Transactions on Computer, Special Issue on low-Power Design\u00a0(99), 752\u2013766 (June 2005)","DOI":"10.1109\/TC.2005.99"},{"key":"10_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"556","DOI":"10.1007\/978-3-540-74442-9_54","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"M. Sylvain","year":"2007","unstructured":"Sylvain, M., Vivet, P., Renaudin, M.: A Power Supply Selector for Energy- and Area-Efficient Local Dynamic Voltage Scaling. In: Az\u00e9mard, N., Svensson, L. (eds.) PATMOS 2007. LNCS, vol.\u00a04644, pp. 556\u2013565. Springer, Heidelberg (2007)"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Truonga, D., et al.: A 167-processor 65 nm Computational Platform with Per-Processor Dynamic Supply Voltage and Dynamic Clock Frequency Scaling. In: Proc. Symposium on VLSI Circuits (June 2008)","DOI":"10.1109\/VLSIC.2008.4585936"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Mishra, R., Rastogi, N., Zhu, D., Mosse, D., Melhem, R.: Energy aware scheduling for distributed real-time systems. In: Proc. of Parallel and Distributed Processing Symposium (April 2003)","DOI":"10.1109\/IPDPS.2003.1213099"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Watanabe, R., Kondo, M., Imai, M., Nakamura, H., Nanya, T.: Task Scheduling under Performance Constraints for Reducing the Energy Consumption of the GALS Multi-Processor SoC Design. In: DATE 2007 (2007)","DOI":"10.1109\/DATE.2007.364388"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Xian, C., Lu, Y., Li, Z.: Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time. In: DAC 2007, pp. 664\u2013669 (2007)","DOI":"10.1109\/DAC.2007.375248"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Grosse, P., Durand, Y., Feautrier, P.: Methods for Power Optimization in SoC-based Data Flow Systems. ACM Transactions On Design Automation of Electronic Systems (TODAES 2009)\u00a014(3), Article No. 38 (2009)","DOI":"10.1145\/1529255.1529260"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"Niyogi, K., Marculescu, D.: Speed and voltage selection for GALS systems based on voltage\/frequency islands. In: Proceedings of, ASP-DAC 2005 (2005)","DOI":"10.1145\/1120725.1120852"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Puschini, D., Clermidy, F., Benoit, P., Sassatelli, G., Torres, L.: Temperature-Aware Distributed Run-Time Optimization on MP-SoC Using Game Theory. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2008, pp. 375\u2013380 (2008)","DOI":"10.1109\/ISVLSI.2008.33"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Alimonda, A., Acquaviva, A., Carta, S., Pisano, A.: A Control Theoretic Approach to Run-Time Energy Optimization of Pipelined Processing in MPSoCs Design. In: Proceedings of Design Automation and Test in Europe, DATE 2006 (2006)","DOI":"10.1109\/DATE.2006.243772"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Maxiaguine, A., Chakraborty, S., Thiele, L.: DVS for buffer-constrained architectures with predictable QoS-energy tradeoffs. In: 3rd International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS 2005, pp. 111\u2013116 (2005)","DOI":"10.1145\/1084834.1084865"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Beign\u00e9, E., Clermidy, F., Miermont, S., Vivet, P.: Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC. In: Proceedings of NOCS 2008 (2008)","DOI":"10.1109\/NOCS.2008.4492732"},{"key":"10_CR13","doi-asserted-by":"publisher","first-page":"1167","DOI":"10.1109\/JSSC.2009.2014206","volume":"44","author":"E. Beign\u00e9","year":"2009","unstructured":"Beign\u00e9, E., et al.: An Asynchronous Power Aware and Adaptive NoC based Circuit. IEEE Journal Of Solid State Circuits\u00a044, 1167\u20131177 (2009)","journal-title":"IEEE Journal Of Solid State Circuits"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"Clermidy, F., et al.: A 477mW NoC-Based Digital Baseband for MIMO 4G SDR. In: Proceedings of IEEE International Solid-State Circuits Conference, ISSCC 2010 (2010)","DOI":"10.1109\/ISSCC.2010.5433920"},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"Lebreton, H., Vivet, P.: Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture. In: Proc. of Int. Symposium on VLSI, ISVLSI 2008, pp. 463\u2013466 (2008)","DOI":"10.1109\/ISVLSI.2008.71"},{"key":"10_CR16","doi-asserted-by":"crossref","unstructured":"Soongsoo, L., Sakurai, T.: Run-time Voltage Hopping for Low-Power Real-time Systems. In: Proc. of 37th Design Automation Conference, DAC 2000, pp. 806\u2013809 (June 2000)","DOI":"10.1145\/337292.337785"},{"key":"10_CR17","doi-asserted-by":"crossref","unstructured":"Yan, Z., Zhijian, L., Lach, J., Skadron, K., Stan, M.R.: Optimal procrastinating voltage scheduling for hard real-time systems. In: DAC 2005, pp. 905\u2013909 (June 2005)","DOI":"10.1109\/DATE.2006.243828"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T17:27:24Z","timestamp":1740850044000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}