{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:23:30Z","timestamp":1725575010574},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_11","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"105-115","source":"Crossref","is-referenced-by-count":2,"title":["Self-Timed SRAM for Energy Harvesting Systems"],"prefix":"10.1007","author":[{"given":"Abdullah","family":"Baz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Delong","family":"Shang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Xia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","unstructured":"International Technology Roadmap for Semiconductors, http:\/\/public.itrs.net\/"},{"key":"11_CR2","first-page":"263","volume-title":"Advanced Research in VLSI","author":"A.J. Martin","year":"1990","unstructured":"Martin, A.J.: The limitations to delay-insensitivity in asynchronous circuits. In: Dally, W.J. (ed.) Advanced Research in VLSI, pp. 263\u2013278. MIT press, Cambridge (1990)"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Sylvester, D., Agarwal, K., Shah, S.: Variability in nanometer CMOS: Impact, analysis, and minimization. Integration the VLSI journal\u00a0(41), 319\u2013339 (2008)","DOI":"10.1016\/j.vlsi.2007.09.001"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Saito, H., Kondratyev, A., Cortadella, J., Lavagno, L., Yakovlev, A.: What is the cost of delay insensitivity? In: Proc. ICCAD 1999, San Jose, CA, pp. 316\u2013323 (November 1999)","DOI":"10.1109\/ICCAD.1999.810668"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Nielsen, L.S., Staunstrup, J.: Design and verification of a self-timed RAM. In: Proc. of the IFIP International Conference on VLSI 1995 (1995)","DOI":"10.1109\/ASPDAC.1995.486398"},{"issue":"1","key":"11_CR6","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/4.736660","volume":"34","author":"V.W.-Y. Sit","year":"1999","unstructured":"Sit, V.W.-Y., et al.: A four phase handshaking asynchronous static RAM design for self-timed systems. IEEE Journal of solid-state circuits\u00a034(1), 90\u201396 (1999)","journal-title":"IEEE Journal of solid-state circuits"},{"key":"11_CR7","unstructured":"Soon-Hwei, T., et al.: A 160Mhz 45mw asynchronous dual-port 1Mb CMOS SRAM. In: Proc. of IEEE Conference on Electron Devices and Solid-State Circuits (2005)"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Dama, J., Lines, A.: GHz asynchronous SRAM in 65nm. In: Proc. of 15th IEEE Symposium on Asynchronous Circuits and Systems (2009)","DOI":"10.1109\/ASYNC.2009.23"},{"issue":"8","key":"11_CR9","doi-asserted-by":"publisher","first-page":"1657","DOI":"10.1109\/TCSI.2008.2010101","volume":"56","author":"M.F. Chang","year":"2009","unstructured":"Chang, M.F., Yang, S.M., Chen, K.T.: Wide Vdd embedded asynchronous SRAM with dual-mode self-timed technique for dynamic voltage systems. IEEE Trans. on Circuits and Systems I\u00a056(8), 1657\u20131667 (2009)","journal-title":"IEEE Trans. on Circuits and Systems I"},{"issue":"1","key":"11_CR10","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1109\/JSSC.2004.837945","volume":"40","author":"A. Wang","year":"2005","unstructured":"Wang, A., Chandrakasan, A.: A 180mv subthreshold FFT processor using a minimum energy design methodology. IEEE Journal of Solid-State Circuits\u00a040(1), 310\u2013319 (2005)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"5","key":"11_CR11","doi-asserted-by":"publisher","first-page":"776","DOI":"10.1109\/4.133168","volume":"27","author":"A. Sekiyama","year":"1992","unstructured":"Sekiyama, A., et al.: A 1-V operating 256 Kb full CMOS SRAM. IEEE Journal of Solid-State Circuits\u00a027(5), 776\u2013782 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"8","key":"11_CR12","doi-asserted-by":"publisher","first-page":"1208","DOI":"10.1109\/4.705359","volume":"33","author":"B.S. Amrutur","year":"1998","unstructured":"Amrutur, B.S., Horowitz, A.: A Replica technique for wordline and sense control in low power SRAM\u2019s. IEEE Journal of Solid-State Circuits\u00a033(8), 1208\u20131219 (1998)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"11_CR13","unstructured":"Mokhov, A., et al.: Power elastic systems: Discrete event control, concurrency reduction and hardware implementation, Tech. Report NCL-EECE-MSD-TR-2009-151, School of EECE, New-castle University"},{"key":"11_CR14","unstructured":"Varshavsky, V., et al.: CMOS-based SRAM Cell\u201d, USSR Patent Application 4049181\/24\/52011 (favourable decision made 10.10.86)"},{"key":"11_CR15","unstructured":"Zhai, B., et al.: A Sub-200mV 6T SRAM in 0.13um CMOS. In: Proc. of ISSCC (2007)"},{"key":"11_CR16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3","volume-title":"Principles of asynchronous circuit design: a system perspective","author":"J. Spars\u00f8","year":"2001","unstructured":"Spars\u00f8, J., Furber, S.: Principles of asynchronous circuit design: a system perspective. Kluwer Academic Publishers, Boston (2001)"},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"Reddi, V., Gupta, M., Holloway, G., et al.: Voltage emergency prediction: a signature-based approach to reducing voltage emergencies. In: Proc. of International Symposium on High-Performance Computer Architecture, HPCA-15 (2009)","DOI":"10.1109\/HPCA.2009.4798233"},{"issue":"7","key":"11_CR18","doi-asserted-by":"publisher","first-page":"851","DOI":"10.1109\/TVLSI.2008.2000459","volume":"16","author":"B. Amelifard","year":"2008","unstructured":"Amelifard, B., Fallah, F.D., Pedram, M.: Leakage minimization of SRAM cells in a dual-Vt and dual Tox technology. IEEE Trans. on VLSI\u00a016(7), 851\u2013860 (2008)","journal-title":"IEEE Trans. on VLSI"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T20:08:40Z","timestamp":1559938120000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}