{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T05:51:37Z","timestamp":1740894697516,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_12","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"116-125","source":"Crossref","is-referenced-by-count":3,"title":["L1 Data Cache Power Reduction Using a Forwarding Predictor"],"prefix":"10.1007","author":[{"given":"P.","family":"Carazo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Apolloni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Castro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Chaver","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Pinuel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Tirado","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"12_CR1","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/MM.2008.46","volume":"28","author":"F. Bower","year":"2008","unstructured":"Bower, F., Sorin, D., Cox, L.: The impact of dynamically heterogeneous multicore processors on thread scheduling. IEEE Micro\u00a028(3), 17\u201325 (2008)","journal-title":"IEEE Micro"},{"issue":"7","key":"12_CR2","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/MC.2008.209","volume":"41","author":"M.D. Hill","year":"2008","unstructured":"Hill, M.D., Marty, M.R.: Amdahl\u2019s law in the multicore era. IEEE Computer\u00a041(7), 33\u201338 (2008)","journal-title":"IEEE Computer"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Nicolaescu, D., Veidenbaum, A., Nicolau, A.: Reducing Data Cache Energy Consumption via Cached Load\/Store Queue. In: ISLPED 2003, pp. 252\u2013257 (2003)","DOI":"10.1145\/871568.871569"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Racunas, P., Patt, Y.N.: Partitioned First-Level Cache Design for Clustered Microarchitectures. In: ICS 2003, pp. 22\u201331 (2003)","DOI":"10.1145\/782814.782820"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Kin, J., Gupta, M., Mangione-Smith, W.: The Filter Cache: An Energy Efficient Memory Structure. In: MICRO 1997, pp. 184\u2013193 (1997)","DOI":"10.1109\/MICRO.1997.645809"},{"key":"12_CR6","unstructured":"Albonesi, D.: Selective Cache Ways: On-Demand Cache Resource Allocation. Journal of Instruction-Level Parallelism\u00a02 (2000)"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Lee, H., Smelyanskiy, M., Newburn, C., Tyson, G.: Stack Value File: Custom Microarchitecture for the Stack. In: HPCA 2001, pp. 5\u201314 (2001)","DOI":"10.1109\/HPCA.2001.903247"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Jin, L., Cho, S.: Reducing Cache Traffic and Energy with Macro Data Load. In: ISLPED 2006, pp. 147\u2013150 (2006)","DOI":"10.1145\/1165573.1165608"},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"Subramaniam, S., Loh, G.: Store Vectors for Scalable Memory Dependence Prediction and Scheduling. In: HPCA 2006, pp. 65\u201376 (2006)","DOI":"10.1109\/HPCA.2006.1598113"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"Park, I., Ooi, C., Vijaykumar, T.: Reducing Design Complexity of the Load\/Store Queue. In: MICRO 2003, pp. 411\u2013422 (2003)","DOI":"10.1109\/MICRO.2003.1253245"},{"issue":"1","key":"12_CR11","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1166\/jolpe.2006.004","volume":"2","author":"F. Castro","year":"2006","unstructured":"Castro, F., Chaver, D., Pinuel, L., Prieto, M., Huang, M., Tirado, F.: A Load-Store Queue Design based on Predictive State Filtering. Journal of Low Power Electronics\u00a02(1), 27\u201336 (2006)","journal-title":"Journal of Low Power Electronics"},{"key":"12_CR12","unstructured":"Sha, T., Martin, M., Roth, A.: Scalable Store-Load Forwarding via Store Queue Index Prediction. In: MICRO 2005, pp. 159\u2013170 (2005)"},{"issue":"7","key":"12_CR13","doi-asserted-by":"publisher","first-page":"422","DOI":"10.1145\/362686.362692","volume":"13","author":"B. Bloom","year":"1970","unstructured":"Bloom, B.: Space\/Time Trade-offs in Hash Coding with Allowable Errors. Communic. of the ACM\u00a013(7), 422\u2013426 (1970)","journal-title":"Communic. of the ACM"},{"key":"12_CR14","unstructured":"McFarling, S.: Combining Branch Predictors. Technical report tn-36, Western Research Laboratory, Digital Equipment Corporation (June 1993)"},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"Sethumadhavan, S., Desikan, R., Burger, D., Moore, C., Keckler, S.: Scalable Hardware Memory Disambiguation for High ILP Procs. In: MICRO 2003, pp. 399\u2013410 (2003)","DOI":"10.1109\/MICRO.2003.1253244"},{"key":"12_CR16","doi-asserted-by":"crossref","unstructured":"Yourst, M.T.: PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator. In: ISPASS 2007, pp. 23\u201334 (2007)","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"12_CR17","unstructured":"Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., Roussel, P.: The Microarchitecture of the Pentium 4 Proc. Intel Technology Journal (Q1 2001)"},{"key":"12_CR18","unstructured":"Copenhagen Univ. College of Eng.: The Microarch. of Intel and AMD CPU\u2019s: an Optimization Guide for Assembly Programmers and Compiler Makers (2009)"},{"key":"12_CR19","unstructured":"A hybrid timing-address oriented LSQ filtering for an x86 arch. Technical report"},{"key":"12_CR20","unstructured":"http:\/\/www.hpl.hp.com\/research\/cacti\/"},{"key":"12_CR21","doi-asserted-by":"crossref","unstructured":"Grunwald, D., Klauser, A., Manne, S., Pleszkun, A.: Confidence Estimation for Speculation Control. In: ISCA 1998, pp. 122\u2013131 (1998)","DOI":"10.1109\/ISCA.1998.694768"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T17:27:40Z","timestamp":1740850060000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}