{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T12:45:49Z","timestamp":1760100349167,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_15","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"150-159","source":"Crossref","is-referenced-by-count":6,"title":["Hermes-A \u2013 An Asynchronous NoC Router with Distributed Routing"],"prefix":"10.1007","author":[{"given":"Julian","family":"Pontes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matheus","family":"Moreira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando","family":"Moraes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ney","family":"Calazans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"4","key":"15_CR1","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R. Ho","year":"2001","unstructured":"Ho, R., Mai, K., Horowitz, M.: The future of wires. Proceedings of the IEEE\u00a089(4), 490\u2013504 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"15_CR2","unstructured":"Chapiro, D.: Globally-Asynchronous Locally Synchronous Systems. PhD th., Stanford University, 134 p. (October 1984)"},{"issue":"1","key":"15_CR3","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","volume":"28","author":"R. Marculescu","year":"2009","unstructured":"Marculescu, R., Ogras, U., Peh, L.-S., Jerger, N., Hoskote, Y.: Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a028(1), 3\u201321 (2009)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"5","key":"15_CR4","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/MM.2002.1044296","volume":"22","author":"J. Bainbridge","year":"2002","unstructured":"Bainbridge, J., Furber, S.: Chain: A Delay-Insensitive Chip Area Interconnect. IEEE Micro\u00a022(5), 16\u201323 (2002)","journal-title":"IEEE Micro"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Felicijan, T., Furber, S.: An Asynchronous On-Chip Router with Quality-of-Service (QoS) Support. In: 17th IEEE Int. SoC Conf. (SOCC 2004), pp. 274\u2013277 (2004)","DOI":"10.1109\/SOCC.2004.1362432"},{"issue":"1","key":"15_CR6","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/MM.2004.1268991","volume":"24","author":"A. Lines","year":"2004","unstructured":"Lines, A.: Asynchronous Interconnect for Synchronous SoC Design. IEEE Micro\u00a024(1), 32\u201341 (2004)","journal-title":"IEEE Micro"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Bjerregaard, T., Stensgaard, M., Spars\u00f8, J.: A Scalable, Timing-Safe, Network-on-Chip Architecture with an Integrated Clock Distribution Method. In: Design, Automation, and Test Europe (DATE 2007), pp. 1\u20136 (April 2007)","DOI":"10.1109\/DATE.2007.364667"},{"issue":"2","key":"15_CR8","doi-asserted-by":"publisher","first-page":"103","DOI":"10.1016\/j.vlsi.2008.03.001","volume":"42","author":"R. Dobkin","year":"2009","unstructured":"Dobkin, R., Ginosar, R., Kolodny, A.: QNoC asynchronous router. Integration the VLSI Journal\u00a042(2), 103\u2013115 (2009)","journal-title":"Integration the VLSI Journal"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Quartana, J., Renane, S., Baixas, A., Fesquet, L., Renaudin, M.: GALS systems prototyping using multiclock FPGAs and asynchronous network-on-chips. In: Int. Conf. on Field Programmable Logic and Applications (FPL 2005), pp. 299\u2013304 (2005)","DOI":"10.1109\/FPL.2005.1515738"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Beign\u00e9, E., Clermidy, F., Vivet, P., Clouard, A., Renaudin, M.: An Asynchronous NoC Architecture Providing Low Latency Service and its Multi-level Design Framework. In: IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC 2005), pp. 54\u201363 (2005)","DOI":"10.1109\/ASYNC.2005.10"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Wang, X., Ahonen, T., Nurmi, J.: Prototyping a Globally Asynchronous Locally Synchronous Network-On-Chip on a Conventional FPGA Device Using Synchronous Design Tools. In: Int. Conf. on Field Programmable Logic and Applications (FPL 2006), pp. 657\u2013662 (2006)","DOI":"10.1109\/FPL.2006.311284"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Hollis, S., Moore, S.: RasP: An Area-efficient, On-chip Network. In: Int. Conf. on Computer Design (ICCD 2006), pp. 63\u201369 (2006)","DOI":"10.1109\/ICCD.2006.4380795"},{"issue":"6","key":"15_CR13","doi-asserted-by":"publisher","first-page":"572","DOI":"10.1109\/MDT.2008.167","volume":"25","author":"A. Sheibanyrad","year":"2008","unstructured":"Sheibanyrad, A., Greiner, A., Miro-Panades, I.: Multisynchronous and Fully Asynchronous NoCs for GALS Architectures. IEEE Design and Test of Computers\u00a025(6), 572\u2013580 (2008)","journal-title":"IEEE Design and Test of Computers"},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Pontes, J., Soares, R., Carvalho, E., Moraes, F., Calazans, N.: SCAFFI: An intrachip FPGA asynchronous interface based on hard macros. In: Int. Conf. on Computer Design (ICCD 2007), pp. 541\u2013546 (2007)","DOI":"10.1109\/ICCD.2007.4601950"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Thonnart, Y., Vivet, P., Clermidy, F.: A Fully Asynchronous Low-Power Framework for GALS NoC Integration. In: Design, Automation, and Test Europe (DATE 2010), pp. 33\u201338 (2010)","DOI":"10.1109\/DATE.2010.5457239"},{"key":"15_CR16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3","volume-title":"Principles of Asynchronous Circuit Design \u2013 A Systems Perspective","author":"J. Spars\u00f8","year":"2001","unstructured":"Spars\u00f8, J., Furber, S.: Principles of Asynchronous Circuit Design \u2013 A Systems Perspective. 354 p. Kluwer Academic Publishers, Boston (2001)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T17:27:22Z","timestamp":1740850042000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}