{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:23:37Z","timestamp":1725575017471},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_16","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"160-169","source":"Crossref","is-referenced-by-count":2,"title":["Practical and Theoretical Considerations on Low-Power Probability-Codes for Networks-on-Chip"],"prefix":"10.1007","author":[{"given":"Alberto","family":"Garcia-Ortiz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leandro S.","family":"Indrusiak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"16_CR1","doi-asserted-by":"publisher","first-page":"969","DOI":"10.1109\/43.863637","volume":"19","author":"L. Benini","year":"2000","unstructured":"Benini, L., Macii, A., Macii, E., Poncino, M., Scarsi, R.: Architectures and synthesis algorithms for power-efficient bus interfaces. IEEE Trans. on CAD\u00a019, 969\u2013980 (2000)","journal-title":"IEEE Trans. on CAD"},{"key":"16_CR2","first-page":"418","volume-title":"DATE 2002","author":"G. Micheli de","year":"2002","unstructured":"de Micheli, G., Benini, L.: Networks on chip: A new paradigm for systems on chip design. In: DATE 2002, Washington, DC, USA, p. 418. IEEE Computer Society, Los Alamitos (2002)"},{"issue":"11","key":"16_CR3","doi-asserted-by":"publisher","first-page":"1626","DOI":"10.1109\/TVLSI.2008.2005722","volume":"17","author":"A. Ganguly","year":"2009","unstructured":"Ganguly, A., Pande, P., Belzer, B.: Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects. IEEE Trans. on VLSI\u00a017(11), 1626\u20131639 (2009)","journal-title":"IEEE Trans. on VLSI"},{"issue":"4","key":"16_CR4","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1166\/jolpe.2009.1006","volume":"1","author":"A. Garc\u00eda Ortiz","year":"2009","unstructured":"Garc\u00eda Ortiz, A., Indrusiak, L.S., Murgan, T., Glesner, M.: Low-Power Coding for Networks-on-Chip with Virtual Channels. Journal of Low Power Electronics (JOLPE)\u00a01(4), 77\u201384 (2009)","journal-title":"Journal of Low Power Electronics (JOLPE)"},{"issue":"02","key":"16_CR5","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1109\/TVLSI.2005.863753","volume":"14","author":"K. Lee","year":"2006","unstructured":"Lee, K., Lee, S., Yoo, H.: Low-Power Network-on-Chip for High-Performance SoC Design. IEEE Trans. on VLSI\u00a014(02), 148\u2013160 (2006)","journal-title":"IEEE Trans. on VLSI"},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"Mullins, R.: Minimising dynamic power consumption in on-chip networks. In: Procs of the Intl. Symp. on System-on-Chip, Tampere, Finland (November 2006)","DOI":"10.1109\/ISSOC.2006.321982"},{"key":"16_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"603","DOI":"10.1007\/11847083_59","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"J.-C. Palma","year":"2006","unstructured":"Palma, J.-C., Indrusiak, L., Moraes, F., Garc\u00eda Ortiz, A., Glesner, M., Reis, R.: Adaptive Coding in Networks-on-Chip: Transition Activity Reduction Versus Power Overhead of the Codec Circuitry. In: Vounckx, J., Az\u00e9mard, N., Maurine, P. (eds.) PATMOS 2006. LNCS, vol.\u00a04148, pp. 603\u2013613. Springer, Heidelberg (2006)"},{"key":"16_CR8","doi-asserted-by":"publisher","first-page":"212","DOI":"10.1109\/92.766748","volume":"7","author":"S. Ramprasad","year":"1999","unstructured":"Ramprasad, S., Shanbhag, N., Hajj, I.: A coding framework for low-power address and data buses. IEEE Trans. on VLSI Systems\u00a07, 212\u2013221 (1999)","journal-title":"IEEE Trans. on VLSI Systems"},{"issue":"4","key":"16_CR9","doi-asserted-by":"publisher","first-page":"790","DOI":"10.1109\/TIT.2003.809601","volume":"49","author":"P.P. Sotiriadis","year":"2003","unstructured":"Sotiriadis, P.P., Tarokh, V., Chandrakasan, A.P.: Energy reduction in VLSI computation modules: an information-theoretic approach. IEEE Transactions on Information Theory\u00a049(4), 790\u2013808 (2003)","journal-title":"IEEE Transactions on Information Theory"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,23]],"date-time":"2019-03-23T19:25:48Z","timestamp":1553369148000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}