{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:23:39Z","timestamp":1725575019212},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_17","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"170-179","source":"Crossref","is-referenced-by-count":0,"title":["Logic Architecture and VDD Selection for Reducing the Impact of Intra-die Random VT Variations on Timing"],"prefix":"10.1007","author":[{"given":"Bahman","family":"Kheradmand-Boroujeni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Piguet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"17_CR1","volume-title":"Low-Power Electronics Design","author":"E. Vittoz","year":"2004","unstructured":"Vittoz, E.: Weak Inversion for Ultimate Low-Power Logic. In: Piguet, C. (ed.) Low-Power Electronics Design, ch. 16. CRC Press, Boca Raton (2004)"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"Weber, O., Faynot, O., Andrieu, F., Buj-Dufournet, C., Allain, F., Scheiblin, P., Foucher, J., Daval, N., Lafond, D., Tosti, L., Brevard, L., Rozeau, O., Fenouillet-Beranger, C., Marin, M., Boeuf, F., Delprat, D., Bourdelle, K., Nguyen, B.-Y., Deleonibus, S.: High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding. In: IEEE International Electron Devices Meeting (IEDM), pp. 1\u20134 (2008)","DOI":"10.1109\/IEDM.2008.4796663"},{"issue":"10","key":"17_CR3","doi-asserted-by":"publisher","first-page":"2255","DOI":"10.1109\/TED.2009.2027973","volume":"56","author":"D. Reid","year":"2009","unstructured":"Reid, D., Millar, C., Roy, G., Roy, S., Asenov, A.: Analysis of Threshold Voltage Distribution Due to Random Dopants: A 100 000-Sample 3-D Simulation Study. IEEE Transactions on Electron Devices\u00a056(10), 2255\u20132263 (2009)","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"6","key":"17_CR4","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/LED.2008.922978","volume":"29","author":"A. Cathignol","year":"2008","unstructured":"Cathignol, A., Cheng, B., Chanemougame, D., Brown, A.R., Rochereau, K., Asenov, A.: Quantitative Evaluation of Statistical Variability Sources in a 45-nm Technological Node LP N-MOSFET. IEEE Electron Device Letters\u00a029(6), 609\u2013611 (2008)","journal-title":"IEEE Electron Device Letters"},{"key":"17_CR5","first-page":"156","volume-title":"Symposium on VLSI Technology","author":"T. Tsunomura","year":"2008","unstructured":"Tsunomura, T., Nishida, A., Yano, F., Putra, A.T., Takeuchi, K., Inaba, S., Kamohara, S., Terada, K., Hiramoto, T., Mogami, T.: Analyses of 5\u03c3 Vth fluctuation in 65nm-MOSFETs using takeuchi plot. In: Symposium on VLSI Technology, pp. 156\u2013157. IEEE Press, Los Alamitos (2008)"},{"key":"17_CR6","doi-asserted-by":"crossref","unstructured":"Kuhn, K.J.: Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS. In: IEEE International Electron Devices Meeting (IEDM), pp. 471\u2013474 (2007)","DOI":"10.1109\/IEDM.2007.4418976"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"Kheradmand-Boroujeni, B., Piguet, C., Leblebici, Y.: AVGS-Mux style: A novel technology and device independent technique for reducing power and compensating process variations in FPGA fabrics. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 339\u2013344 (2010)","DOI":"10.1109\/DATE.2010.5457182"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"Abu-rahma, M.H., Anis, M.: Variability in VLSI Circuits: Sources and Design Considerations. In: Proc. of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3215\u20133218 (2007)","DOI":"10.1109\/ISCAS.2007.378156"},{"key":"17_CR9","first-page":"72","volume-title":"Low-Voltage, Low-Power VLSI Subsystems","author":"K.S. Yeo","year":"2005","unstructured":"Yeo, K.S., Roy, K.: Low-Voltage Low-Power Adders. In: Low-Voltage, Low-Power VLSI Subsystems, ch. 3, pp. 72\u201383. McGraw-Hill, New York (2005)"},{"key":"17_CR10","unstructured":"Piguet, C., Masgonty, J.M., Arm, C.: D-Type Master-Slave Flip-Flop. In: US Patent No. 6323710 B1, filed (November 1999)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T20:08:40Z","timestamp":1559938120000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}