{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:23:38Z","timestamp":1725575018203},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_18","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"180-189","source":"Crossref","is-referenced-by-count":6,"title":["Impact of Process Variations on Pulsed Flip-Flops: Yield Improving Circuit-Level Techniques and Comparative Analysis"],"prefix":"10.1007","author":[{"given":"Marco","family":"Lanuzza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raffaele","family":"De Rose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio","family":"Frustaci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefania","family":"Perri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pasquale","family":"Corsonello","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","volume-title":"Nano-CMOS Design For Manufacturability","author":"B.P. Wong","year":"2009","unstructured":"Wong, B.P., et al.: Nano-CMOS Design For Manufacturability. John Wiley & Sons, Chichester (2009)"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., De, V.: Parameter variations and impact on circuits and microarchitecture. In: Proc. of the 40th Conference on Design automation, Anaheim, CA, USA, June 2-6 (2003)","DOI":"10.1145\/775832.775920"},{"issue":"3","key":"18_CR3","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1016\/j.vlsi.2007.09.001","volume":"41","author":"D. Sylvester","year":"2008","unstructured":"Sylvester, D., Agarwal, K., Shah, S.: Variability in nanometer CMOS: Impact, analysis, and minimization, Integration. The VLSI Journal\u00a041(3), 319\u2013339 (2008)","journal-title":"The VLSI Journal"},{"issue":"4","key":"18_CR4","doi-asserted-by":"publisher","first-page":"536","DOI":"10.1109\/4.753687","volume":"34","author":"V. Stojanovic","year":"1999","unstructured":"Stojanovic, V., Oklobdzija, V.: Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems. IEEE J. Solid-State Circuits\u00a034(4), 536\u2013548 (1999)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Rebaud, B., Belleville, M., Bernard, C., Robert, M., Maurine, P., Azemard, N.: A comparative study of variability impact on static flip-flop timing characteristics. In: Proc. IEEE International Conference on Integrated Circuit Design and Technology ( ICICDT), Austin, TX, June 2-4, pp. 167\u2013170 (2008)","DOI":"10.1109\/ICICDT.2008.4567271"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Hansson, M., Alvandpour, A.: Comparative Analysis of Process Variation Impact on Flip-Flop Power-Performance. In: Proceedings of the 2007 IEEE Symposiums on Circuits and Systems (ISCAS 2007), pp. 3744\u20133747 (2007)","DOI":"10.1109\/ISCAS.2007.378775"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Mostafa, H., Anis, M., Elmasry, M.: Comparative Analysis of Timing Yield Improvement under Process Variations of Flip-Flops Circuits. In: 2009 IEEE Computer Society Annual Symposium on VLSI (2009)","DOI":"10.1109\/ISVLSI.2009.23"},{"key":"18_CR8","doi-asserted-by":"publisher","first-page":"977","DOI":"10.1016\/j.microrel.2009.07.023","volume":"49","author":"D.N. Silva da","year":"2009","unstructured":"da Silva, D.N., et al.: CMOS Logic Gate Performance Variability Related to Transistor Network Arrangements. Microelectronics Reliability\u00a049, 977\u2013981 (2009)","journal-title":"Microelectronics Reliability"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Ashouei, M., Chatterjec, A., Singh, A.D., De, V.: A dual-Vt layout approach for statistical leakage variability minimization in nanometer CMOS. In: Proceedings of 2005 IEEE International Conference on Computer Design (ICCD), pp. 567\u2013573 (October 2005)","DOI":"10.1109\/ICCD.2005.6"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Nedovic, N., Oklobdzija, V.G.: Hybrid Latch Flip-Flop with Improved Power Efficiency. In: Proceedings of the 13th Symposium on Integrated Circuits and Systems Design, pp. 211\u2013215 (2000)","DOI":"10.1109\/SBCCI.2000.876032"},{"issue":"6","key":"18_CR11","doi-asserted-by":"publisher","first-page":"1392","DOI":"10.1109\/JSSC.2007.896516","volume":"42","author":"C. Giacomotto","year":"2007","unstructured":"Giacomotto, C., Nedovic, N., Oklobdzija, V.G.: The Effect of the System Specification on the Optimal Selection of Clocked Storage Elements. IEEE J. Solid-State Circuits\u00a042(6), 1392\u20131403 (2007)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"Alioto, M., Consoli, E., Palumbo, G.: General Strategies to Design Nanometer Flip-Flops in the Energy-Delay Space. IEEE Transaction on Circuits and Systems (2009)","DOI":"10.1109\/ICM.2010.5696091"},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"Alioto, M., Consoli, E., Palumbo, G.: Flip-Flop Energy\/Performance Versus Clock Slope and Impact on the Clock Network Design. IEEE Transaction on Circuits and Systems (2009)","DOI":"10.1109\/TCSI.2009.2030113"},{"key":"18_CR14","doi-asserted-by":"crossref","unstructured":"Markovic, D., Nikolic, B., Brodersen, R.: Analysis and Design of Low-Energy Flip-Flops. In: Proc. of the 2001 International Symposium on Low Power Electronics and Design, Huntington Beach, California, United States, pp. 52\u201355 (2001)","DOI":"10.1145\/383082.383093"},{"issue":"3","key":"18_CR15","doi-asserted-by":"publisher","first-page":"361","DOI":"10.1109\/43.489107","volume":"15","author":"R. Hossain","year":"1996","unstructured":"Hossain, R., et al.: Reducing Power Dissipation in CMOS Circuits by Signal Probability Based Transistor Reordering. IEEE Trans. Computer Aided Design Integrated Circuits Systems\u00a015(3), 361\u2013368 (1996)","journal-title":"IEEE Trans. Computer Aided Design Integrated Circuits Systems"},{"key":"18_CR16","doi-asserted-by":"crossref","unstructured":"Li, B., Peh, L., Patra, P.: Impact of Process and Temperature Variations on Network-on-Chip Design Exploration. In: Proc. of the Second ACM\/IEEE International Symposium on Networks-on-Chip, NOCS, pp. 117\u2013126 (2008)","DOI":"10.1109\/NOCS.2008.4492731"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T20:08:38Z","timestamp":1559938118000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}