{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T05:51:33Z","timestamp":1740894693510,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_19","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"190-199","source":"Crossref","is-referenced-by-count":0,"title":["Transistor-Level Gate Modeling for Nano CMOS Circuit Verification Considering Statistical Process Variations"],"prefix":"10.1007","author":[{"given":"Qin","family":"Tang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Zjajo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Berkelaar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nick","family":"van der Meijs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"Menezes, N., Kashyap, C., Amin, C.: A \u201ctrue\u201d electrical cell model for timing, noise, and power grid verification. In: Proc. of DAC, pp. 462\u2013467 (2008)","DOI":"10.1145\/1391469.1391589"},{"key":"19_CR2","doi-asserted-by":"crossref","unstructured":"Amin, C., Kashyap, C., Menezes, N., Killpack, K.: A multi-port current source model for multiple-input switching effects in CMOS library cells. In: Proc. of DAC, pp. 247\u2013252 (2006)","DOI":"10.1145\/1146909.1146974"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Goel, A., Vrudhula, S.: Statistical waveform and current source based standard cell models for accurate timing analysis. In: Proc. of DAC, pp. 227\u2013230 (2008)","DOI":"10.1145\/1391469.1391526"},{"key":"19_CR4","unstructured":"Li, P., Acar, E.: Waveform independent gate models for accurate timing analysis. In: Proc. of ICCD, pp. 617\u2013622 (1996)"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Tang, Q., Zjajo, A., Berkelaar, M., van der Meijs, N.: A simplified transistor model for CMOS timing analysis. In: Proc. of ProRISC, pp. 1\u20136 (2009)","DOI":"10.1109\/CICC.2010.5617429"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Keller, I., Tarn, K.H., Kariat, V.: Challenges in gate level modeling for delay and SI at 65nm and below. In: Proc. of DAC, pp. 468\u2013473 (2008)","DOI":"10.1145\/1391469.1391590"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Nazarian, S., Pedram, M., Tuncer, E., Lin, T.: Sensitivity-based gate delay propagation in static timing analysis. In: Proc. of ISQED, pp. 536\u2013541 (2005)","DOI":"10.1109\/ISQED.2005.108"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"Croix, J.F., Wong, D.F.: Blade and Razor: cell and interconnect delay analysis using current-based models. In: Proc. of DAC, pp. 386\u2013389 (2003)","DOI":"10.1145\/775832.775933"},{"key":"19_CR9","doi-asserted-by":"publisher","first-page":"1156","DOI":"10.1109\/TCAD.2005.850826","volume":"24","author":"C.S. Amin","year":"2005","unstructured":"Amin, C.S., Dartu, F., Ismail, Y.I.: Weibull based analytical waveform model. IEEE Trans. on CAD\u00a024, 1156\u20131168 (2005)","journal-title":"IEEE Trans. on CAD"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"Raja, S., Varadi, F., Becer, M., Geada, J.: Transistor level gate modeling for accurate and fast timing, noise, and power analysis. In: Proc. of DAC, pp. 456\u2013461 (2008)","DOI":"10.1145\/1391469.1391588"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Kulshrehtha, P., Palermo, R., Mortazavi, M.: Transistor-level timing analysis using embedded simulation. In: Proc. of ICCAD, pp. 344\u2013348 (2000)","DOI":"10.1109\/ICCAD.2000.896496"},{"key":"19_CR12","doi-asserted-by":"crossref","unstructured":"Li, Z., Chen, S.: Transistor level timing analysis considering multiple inputs simultaneous switching. In: Proc. of CADCG, pp. 315\u2013320 (2007)","DOI":"10.1109\/CADCG.2007.4407901"},{"key":"19_CR13","unstructured":"BSIM4 Home Page, http:\/\/www-device.eecs.berkeley.edu\/bsim3\/bsim4.hml"},{"key":"19_CR14","first-page":"96","volume-title":"Digital integrated circuit: A design perspective","author":"J.M. Rabaey","year":"1996","unstructured":"Rabaey, J.M.: Digital integrated circuit: A design perspective, pp. 96\u2013100. Prentice Hall, Upper Saddle River (1996)"},{"issue":"2","key":"19_CR15","first-page":"584","volume":"25","author":"T. Sakural","year":"1990","unstructured":"Sakural, T., Newton, A.R.: Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE JSSC\u00a025(2), 584\u2013594 (1990)","journal-title":"IEEE JSSC"},{"key":"19_CR16","doi-asserted-by":"crossref","unstructured":"Tang, Q., Zjajo, A., Berkelaar, M., van der Meijs, N.: RDE-based transistor-level gate simulation for statistical static timing analysis. In: Proc. of DAC, pp. 787\u2013792 (2010)","DOI":"10.1145\/1837274.1837473"},{"key":"19_CR17","volume-title":"Random differential equations in science and engineering","author":"T.T. Soong","year":"1973","unstructured":"Soong, T.T.: Random differential equations in science and engineering. Academic Press, New York (1973)"},{"key":"19_CR18","doi-asserted-by":"crossref","unstructured":"Fatemi, H., Nazarian, S., Pedram, M.: Statistical logic cell delay analysis using a current-based model. In: Proc. of DAC, pp. 253\u2013256 (2006)","DOI":"10.1145\/1146909.1146975"},{"key":"19_CR19","doi-asserted-by":"crossref","unstructured":"Liu, B., Kahng, A.B.: Statistical gate level simulation via voltage controlled current models. In: IEEE Proc. of MBAS, pp. 23\u201327 (2006)","DOI":"10.1109\/BMAS.2006.283464"},{"key":"19_CR20","unstructured":"Predictive Technology Model for Low-power Applications (PTMLP) (November 2008), http:\/\/www.eas.asu.edu\/~ptm\/modelcard\/LP\/45nm_LP.pm"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T17:27:29Z","timestamp":1740850049000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}