{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T05:51:38Z","timestamp":1740894698540,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_20","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"200-210","source":"Crossref","is-referenced-by-count":2,"title":["White-Box Current Source Modeling Including Parameter Variation and Its Application in Timing Simulation"],"prefix":"10.1007","author":[{"given":"Christoph","family":"Knoth","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Irina","family":"Eichwald","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Petra","family":"Nordholz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"20_CR1","unstructured":"Composite current source (December 2006), http:\/\/www.synopsys.com\/products\/solutions\/galaxy\/ccs\/cc_source.html"},{"key":"20_CR2","unstructured":"Ecsm - effective current source model (2007), http:\/\/www.cadence.com\/Alliances\/languages\/Pages\/ecsm.aspx"},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Amin, C., Kashyap, C., Menezes, N., Killpack, K., Chiprout, E.: A multi-port current source model for multiple-input switching effects in cmos library cells. In: ACM\/IEEE Design Automation Conference (DAC), pp. 247\u2013252 (2006)","DOI":"10.1145\/1146909.1146974"},{"key":"20_CR4","unstructured":"Cadence. UltraSim User\u2019s Manual (June 2003)"},{"key":"20_CR5","unstructured":"Cadence. Compiled-Model Interface Reference (November 2004)"},{"key":"20_CR6","unstructured":"Chopra, K., Kashyap, C., Su, H., Blaauw, D.: Current source driver model synthesis and worst-case alignment for accurate timing and noise analysis. In: ACM\/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, pp. 45\u201350 (2006)"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"Croix, J., Wong, M.: Blade and razor: cell and interconnect delay analysis using current-based models. In: ACM\/IEEE Design Automation Conference (DAC), pp. 386\u2013389 (June 2003)","DOI":"10.1145\/775832.775933"},{"key":"20_CR8","doi-asserted-by":"crossref","unstructured":"Devgan, A., Rohrer, R.A.: Aces: A transient simulation strategy for integrated circuits. In: IEEE International Conference on Computer Design (ICCD), pp. 357\u2013360 (1993)","DOI":"10.1109\/ICCD.1993.393353"},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"Fatemi, H., Nazarian, S., Pedram, M.: Statistical logic cell delay analysis using a current-based model. In: ACM\/IEEE Design Automation Conference (DAC), pp. 253\u2013256 (July 2006)","DOI":"10.1145\/1146909.1146975"},{"key":"20_CR10","doi-asserted-by":"crossref","unstructured":"Feldmann, P., Abbaspour, S., Sinha, D., Schaeffer, G., Banerji, R., Gupta, H.: Driver waveform computation for timing analysis with multiple voltage threshold driver models. In: ACM\/IEEE Design Automation Conference (DAC), pp. 425\u2013428 (2008)","DOI":"10.1145\/1391469.1391580"},{"issue":"2","key":"20_CR11","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1109\/TCAD.2009.2035484","volume":"29","author":"R. Gandikota","year":"2010","unstructured":"Gandikota, R., Chopra, K., Blaauw, D., Sylvester, D.: Victim alignment in crosstalk-aware timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a029(2), 261\u2013274 (2010)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Goel, A., Vrudhula, S.: Current source based standard cell model for accurate signal integrity and timing analysis. In: Design, Automation and Test in Europe (DATE), pp. 574\u2013579 (2008)","DOI":"10.1109\/DATE.2008.4484738"},{"key":"20_CR13","doi-asserted-by":"crossref","unstructured":"Goel, A., Vrudhula, S.: Statistical waveform and current source based standard cell models for accurate timing analysis. In: ACM\/IEEE Design Automation Conference (DAC), pp. 227\u2013230 (June 2008)","DOI":"10.1145\/1391469.1391526"},{"key":"20_CR14","doi-asserted-by":"crossref","unstructured":"Jain, A., Blaauw, D., Zolotov, V.: Accurate delay computation for noisy waveform shapes. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 947\u2013953 (2005)","DOI":"10.1109\/ICCAD.2005.1560198"},{"key":"20_CR15","doi-asserted-by":"crossref","unstructured":"Kashyap, C., Amin, C., Menezes, N., Chiprout, E.: A nonlinear cell macromodel for digital applications. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 678\u2013685 (2007)","DOI":"10.1109\/ICCAD.2007.4397344"},{"key":"20_CR16","doi-asserted-by":"crossref","unstructured":"Keller, I., Tseng, K., Verghese, N.: A robust cell-level crosstalk delay change analysis. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 147\u2013154 (2004)","DOI":"10.1109\/ICCAD.2004.1382562"},{"key":"20_CR17","doi-asserted-by":"crossref","unstructured":"Knoth, C., Kleeberger, V.B., Nordholz, P., Schlichtmann, U.: Fast and Waveform Independent Characterization of Current Source Models. In: IEEE\/VIUF International Workshop on Behavioral Modeling and Simulation (BMAS), pp. 90\u201395 (September 2009)","DOI":"10.1109\/BMAS.2009.5338883"},{"issue":"11","key":"20_CR18","doi-asserted-by":"publisher","first-page":"1205","DOI":"10.1109\/TVLSI.2007.904100","volume":"15","author":"P. Li","year":"2007","unstructured":"Li, P., Feng, Z., Acar, E.: Characterizing multistage nonlinear drivers and variability for accurate timing and noise analysis. IEEE Transactions on VLSI Systems\u00a015(11), 1205\u20131214 (2007)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"20_CR19","doi-asserted-by":"crossref","unstructured":"Liu, B., Kahng, A.B.: Statistical gate level simulation via voltage controlled current source models. In: IEEE International Behavioral Modeling and Simulation Workshop (September 2006)","DOI":"10.1109\/BMAS.2006.283464"},{"key":"20_CR20","doi-asserted-by":"crossref","unstructured":"Mitev, A., Ganesan, D., Shanmugasundaram, D., Cao, Y., Wang, J.M.: A robust finite-point based gate model considering process variations. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 692\u2013697 (2007)","DOI":"10.1109\/ICCAD.2007.4397346"},{"key":"20_CR21","doi-asserted-by":"crossref","unstructured":"Nassif, S., Li, Z.: A more effective c $_{\\mbox{eff}}$ . In: IEEE International Symposium on Quality Electronic Design (ISQED), pp. 648\u2013653 (2005)","DOI":"10.1109\/ISQED.2005.10"},{"key":"20_CR22","doi-asserted-by":"crossref","unstructured":"Raja, S., Varadi, F., Becer, M., Geada, J.: Transistor level gate modeling for accurate and fast timing, noise, and power analysis. In: ACM (ed.) ACM\/IEEE Design Automation Conference (DAC), Anaheim, California, USA, pp. 456\u2013461 (June 2008)","DOI":"10.1145\/1391469.1391588"},{"issue":"1","key":"20_CR23","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1109\/TVLSI.2008.2007737","volume":"18","author":"G. Venkataraman","year":"2010","unstructured":"Venkataraman, G., Feng, Z., Hu, J., Li, P.: Combinatorial algorithms for fast clock mesh optimization. IEEE Transactions on VLSI Systems\u00a018(1), 131\u2013141 (2010)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"20_CR24","first-page":"57","volume-title":"IEEE International Symposium on Quality Electronic Design","author":"X. Wang","year":"2008","unstructured":"Wang, X., Kasnavi, A., Levy, H.: An Efficient Method for Fast Delay and SI Calculation Using Current Source Models. In: IEEE International Symposium on Quality Electronic Design, Washington, DC, USA, pp. 57\u201361. IEEE Computer Society, Los Alamitos (2008)"},{"key":"20_CR25","first-page":"705","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"V. Zolotov","year":"2007","unstructured":"Zolotov, V., Xiong, J., Abbaspour, S., Hathaway, D.J., Visweswariah, C.: Compact modeling of variational waveforms. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Piscataway, NJ, USA, pp. 705\u2013712. IEEE Press, Los Alamitos (2007)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T17:27:33Z","timestamp":1740850053000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}