{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T05:52:12Z","timestamp":1740894732843,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_23","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"228-237","source":"Crossref","is-referenced-by-count":0,"title":["Clock Network Synthesis with Concurrent Gate Insertion"],"prefix":"10.1007","author":[{"given":"Jingwei","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wing-Kai","family":"Chow","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chiu-Wing","family":"Sham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"23_CR1","doi-asserted-by":"crossref","unstructured":"Jackson, M.A.B., Srinivasan, A., Kuh, E.S.: Clock Routing for High-Performance ICs. In: Proceedings of IEEE\/ACM Design Automation Conference, pp. 573\u2013579 (June 1990)","DOI":"10.1145\/123186.123406"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Kahng, A., Cong, J., Robinsh, G.: High-Performance Clock Routing Based on Recursive Geometric Matching. In: Proceedings of IEEE\/ACM Design Automation Conference, pp. 322\u2013327 (June 1991)","DOI":"10.1145\/127601.127688"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Tsayz, R.S.: Exact Zero Skew. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design, pp. 336\u2013339 (November 1991)","DOI":"10.1109\/ICCAD.1991.185269"},{"issue":"1","key":"23_CR4","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1063\/1.1697872","volume":"19","author":"W.C. Elmore","year":"1948","unstructured":"Elmore, W.C.: The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers. Journal of Applied Physics\u00a019(1), 55\u201363 (1948)","journal-title":"Journal of Applied Physics"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Boese, K.D., Kahng, A.B.: Zero-Skew Clock Routing Trees With Minimum Wirelength. In: Proceedings of 5th the Annual IEEE International ASIC Conference and Exhibit, pp. 17\u201321 (1992)","DOI":"10.1109\/ASIC.1992.270316"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Edahiro, M.: A Clustering-Based Optimization Algorithm in Zero-Skew Routings. In: Proceedings of IEEE\/ACM Design Automation Conference, pp. 612\u2013616 (June 1993)","DOI":"10.1145\/157485.165066"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"Chaturvedi, R., Hu, J.: Buffered Clock Tree for High Quality IC Design. In: Proceedings of the International Symposium on Quality Electronic Design, pp. 381\u2013386 (2004)","DOI":"10.1109\/ISQED.2004.1283704"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Sze, C.N., Restle, P., Nam, G.-J., Alpert, C.: ISPD 2009 Clock Network Synthesis Contest. In: Proceedings of ACM International Symposium on Physical Design, pp. 149\u2013150 (March 2009)","DOI":"10.1145\/1514932.1514965"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Lu, J., Chow, W.K., Sham, C.W., Young, E.F.Y.: A Dual-MST Approach for Clock Network Synthesis. In: Proceedings of Asia and South Pacific Design Automation Conference, pp. 467\u2013473 (January 2010)","DOI":"10.1109\/ASPDAC.2010.5419838"},{"key":"23_CR10","doi-asserted-by":"crossref","unstructured":"Kitahara, T., Minami, F., Ueda, T., Usami, K., Nishio, S., Mruakata, M., Mitsuhashi, T.: A Clock-Gating Method for Low-Power LSI Design. In: Proceedings of Asia and South Pacific Design Automation Conference, pp. 307\u2013312 (January 1998)","DOI":"10.1109\/ASPDAC.1998.669476"},{"key":"23_CR11","doi-asserted-by":"crossref","unstructured":"Chang, C.M., Huang, S.H., Ho, Y.K., Lin, J.Z., Wang, H.P., Lu, Y.S.: Type-Matching Clock Tree for Zero Skew Clock Gating. In: Proceedings of IEEE\/ACM Design Automation Conference, pp. 714\u2013719 (June 2008)","DOI":"10.1145\/1391469.1391653"},{"key":"23_CR12","doi-asserted-by":"crossref","unstructured":"Donno, M., Ivaldi, A., Benini, L., Macii, E.: Clock-Tree Power Optimization based on RTL Clock-Gating. In: Proceedings of IEEE\/ACM Design Automation Conference, pp. 622\u2013627 (June 2003)","DOI":"10.1145\/775832.775989"},{"key":"23_CR13","doi-asserted-by":"crossref","unstructured":"Luo, Y., Yu, J., Yang, J., Bhuyan, L.: Low Power Network Processor Design Using Clock Gating. In: Proceedings of IEEE\/ACM Design Automation Conference, pp. 712\u2013715 (June 2005)","DOI":"10.1145\/1065579.1065766"},{"issue":"6","key":"23_CR14","doi-asserted-by":"publisher","first-page":"705","DOI":"10.1109\/43.924824","volume":"20","author":"A.H. Farrahi","year":"2001","unstructured":"Farrahi, A.H., Chen, C., Srivastava, A., Tellez, G., Sarrafzadeh, M.: Activity-Driven Clock Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a020(6), 705\u2013714 (2001)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"Chen, C., Kang, C., Sarrafzadeh, M.: Activity-Sensitive Clock Tree Construction for Low Power. In: International Symposium on Low Power Electronics and Design, pp. 279\u2013282 (2002)","DOI":"10.1145\/566408.566481"},{"issue":"6","key":"23_CR16","doi-asserted-by":"publisher","first-page":"715","DOI":"10.1109\/43.924825","volume":"20","author":"J. Oh","year":"2001","unstructured":"Oh, J., Pedram, M.: Gated Clock Routing for Low-Power Microprocessor Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a020(6), 715\u2013722 (2001)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"23_CR17","doi-asserted-by":"crossref","unstructured":"Chao, W.C., Mak, W.K.: Low-Power Gated and Buffered Clock Network Construction. ACM Transactions on Design Automation of Electronic Systems\u00a013(1) (January 2008)","DOI":"10.1145\/1297666.1297686"},{"key":"23_CR18","doi-asserted-by":"crossref","unstructured":"Chao, T.H., Hsu, Y.C., Ho, J.M.: Zero Skew Clock Net Routing. In: Proceedings of IEEE\/ACM Design Automation Conference, pp. 518\u2013523 (July 1992)","DOI":"10.1109\/DAC.1992.227749"},{"key":"23_CR19","doi-asserted-by":"crossref","unstructured":"Chen, Y.P., Wong, D.F.: An Algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion. In: European Design and Test Conference, pp. 230\u2013236 (March 1996)","DOI":"10.1109\/EDTC.1996.494154"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T17:27:24Z","timestamp":1740850044000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}