{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T05:51:01Z","timestamp":1740894661056,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_3","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"21-30","source":"Crossref","is-referenced-by-count":4,"title":["System Level Power Estimation of System-on-Chip Interconnects in Consideration of Transition Activity and Crosstalk"],"prefix":"10.1007","author":[{"given":"Martin","family":"Gag","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Wegner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Timmermann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"3_CR1","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","volume":"43","author":"S. Vangal","year":"2008","unstructured":"Vangal, S., Howard, J., Ruhl, G., Dighe, S., et al.: An 80-tile sub-100-w teraflops processor in 65-nm cmos. IEEE Journal of Solid-State Circuits\u00a043(1), 29\u201341 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Kahng, A., Li, B., Peh, L., Samadi, K.: Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In: Design, Automation, and Test in Europe, pp. 423\u2013428 (2009)","DOI":"10.1109\/DATE.2009.5090700"},{"key":"3_CR3","unstructured":"Predictive Technology Model, http:\/\/ptm.asu.edu\/"},{"key":"3_CR4","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1109\/66.827350","volume":"13","author":"S.C. Wong","year":"2000","unstructured":"Wong, S.C., Lee, G.Y., Ma, D.J.: Modeling of Interconnect Capacitance, Delay, and Crosstalk in VLSI. IEEE Transactions on Semiconductor Manufacturing\u00a013, 108\u2013111 (2000)","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Xi, J., Zhong, P.: A System-level Network-on-Chip Simulation Framework Integrated with Low-level Analytical Models. In: 2006 International Conference on Computer Design, pp. 383\u2013388 (Oktober 2006)","DOI":"10.1109\/ICCD.2006.4380845"},{"key":"3_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1007\/3-540-45373-3_8","volume-title":"Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation","author":"C. Kretzschmar","year":"2000","unstructured":"Kretzschmar, C., Siegmund, R., M\u00fcller, D.: Adaptive bus encoding technique for switching activity reduced data transfer over wide system buses. In: Soudris, D.J., Pirsch, P., Barke, E. (eds.) PATMOS 2000. LNCS, vol.\u00a01918, pp. 66\u201375. Springer, Heidelberg (2000)"},{"key":"3_CR7","first-page":"322","volume-title":"Proceedings of the 2000 IEEE\/ACM International Conference on Computer-Aided Design","author":"P. Sotiriadis","year":"2000","unstructured":"Sotiriadis, P., Chandrakasan, A.: Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies. In: Proceedings of the 2000 IEEE\/ACM International Conference on Computer-Aided Design, pp. 322\u2013328. IEEE Press, Los Alamitos (2000)"},{"issue":"2","key":"3_CR8","doi-asserted-by":"publisher","first-page":"212","DOI":"10.1109\/92.766748","volume":"7","author":"S. Ramprasad","year":"1999","unstructured":"Ramprasad, S., Shanbhag, N., Hajj, I.: A coding framework for low-power address and data busses. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a07(2), 212\u2013221 (1999)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"3_CR9","first-page":"275","volume-title":"Design, Automation, and Test in Europe","author":"L. Benini","year":"1998","unstructured":"Benini, L., Micheli, G., Macii, E., Sciuto, D., Silvano, C.: Address bus encoding techniques for system-level power optimization. In: Design, Automation, and Test in Europe, pp. 275\u2013289. Springer, Heidelberg (1998)"},{"key":"3_CR10","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1109\/TVLSI.2002.1043337","volume":"10","author":"P.P. Sotiriadis","year":"2002","unstructured":"Sotiriadis, P.P., Chandrakasan, A.: A Bus Energy Model For Deep Sub-Micron Technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a010, 341\u2013350 (2002)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"3-4","key":"3_CR11","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1016\/j.sysarc.2007.09.002","volume":"54","author":"P. Pande","year":"2008","unstructured":"Pande, P., Ganguly, a., Zhu, H., Grecu, C.: Energy reduction through crosstalk avoidance coding in networks on chip. Journal of Systems Architecture\u00a054(3-4), 441\u2013451 (2008)","journal-title":"Journal of Systems Architecture"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Rahaman, M., Chowdhury, M.: Crosstalk Avoidance and Error-Correction Coding for Coupled RLC Interconnects. Crosstalk, 141\u2013144 (2009)","DOI":"10.1109\/ISCAS.2009.5117705"},{"issue":"4","key":"3_CR13","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/TVLSI.2008.2005313","volume":"17","author":"C. Duan","year":"2009","unstructured":"Duan, C., Cordero Calle, V.H., Khatri, S.P.: Efficient On-Chip Crosstalk Avoidance CODEC Design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a017(4), 551\u2013560 (2009)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Sankaran, H., Katkoori, S.: On-chip dynamic worst-case crosstalk pattern detection and elimination for bus-based macro-cell designs. In: 2009 10th International Symposium on Quality of Electronic Design, pp. 33\u201339 (M\u00e4rz 2009)","DOI":"10.1109\/ISQED.2009.4810266"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Palesi, M., Fazzino, F., Ascia, G., Catania, V.: Data Encoding for Low-Power in Wormhole-Switched Networks-on-Chip. In: 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, pp. 119\u2013126 (2009)","DOI":"10.1109\/DSD.2009.203"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Gupta, S., Katkoori, S.: Intra-bus crosstalk estimation using word-level statistics. In: 17th International Conference on VLSI Design, Proceedings, pp. 449\u2013454 (2004)","DOI":"10.1109\/ICVD.2004.1260963"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Ramprasad, S., Shanbhag, N., Hajj, I.: Analytical estimation of transition activity from word-level signal statistics. In: Proceedings of the 34th, vol.\u00a016(7), pp. 718\u2013733 (1997)","DOI":"10.1109\/DAC.1997.597213"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Fleming, K., Dave, C., Arvind, N., Raghavan, G., Jamey, M.: H. 264 Decoder: A Case Study in Multiple Design Points. In: 6th ACM\/IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE, pp. 165\u2013174 (2008)","DOI":"10.1109\/MEMCOD.2008.4547707"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T17:27:23Z","timestamp":1740850043000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}