{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T05:51:20Z","timestamp":1740894680422,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_4","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"31-40","source":"Crossref","is-referenced-by-count":0,"title":["Residue Arithmetic for Designing Low-Power Multiply-Add Units"],"prefix":"10.1007","author":[{"given":"Ioannis","family":"Kouretas","sequence":"first","affiliation":[]},{"given":"Vassilis","family":"Paliouras","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"546","DOI":"10.1007\/978-3-540-74442-9_53","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"C. Basetas","year":"2007","unstructured":"Basetas, C., Kouretas, I., Paliouras, V.: Low-Power Digital Filtering Based on the Logarithmic Number System. In: Az\u00e9mard, N., Svensson, L. (eds.) PATMOS 2007. LNCS, vol.\u00a04644, pp. 546\u2013555. Springer, Heidelberg (2007)"},{"key":"4_CR2","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1109\/TCS.1987.1086130","volume":"34","author":"M.A. Bayoumi","year":"1987","unstructured":"Bayoumi, M.A., Jullien, G.A., Miller, W.C.: A VLSI implementation of residue adders. IEEE Transactions on Circuits and Systems\u00a034, 284\u2013288 (1987)","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Bernocchi, G.L., Cardarilli, G.C., Re, A.D., Nannarelli, A., Re, M.: Low-power adaptive filter based on RNS components. In: ISCAS, pp. 3211\u20133214 (2007)","DOI":"10.1109\/ISCAS.2007.378155"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Cardarilli, G., Re, A.D., Nannarelli, A., Re, M.: Impact of RNS coding overhead on FIR filters performance. In: Proc. of 41st Asilomar Conference on Signals, Systems, and Computers (November 2007), http:\/\/www2.imm.dtu.dk\/pubdb\/p.php?5566","DOI":"10.1109\/ACSSC.2007.4487464"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Cardarilli, G., Nannarelli, A., Re, M.: Reducing Power Dissipation in FIR Filters using the Residue Number System. In: Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, vol.\u00a01, pp. 320\u2013323 (August 2000)","DOI":"10.1109\/MWSCAS.2000.951651"},{"issue":"4","key":"4_CR6","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1109\/TC.2005.63","volume":"54","author":"C. Efstathiou","year":"2005","unstructured":"Efstathiou, C., Vergos, H.T., Dimitrakopoulos, G., Nikolos, D.: Efficient diminished-1 modulo 2 n \u2009+\u20091 multipliers. IEEE Transactions on Computers\u00a054(4), 491\u2013496 (2005)","journal-title":"IEEE Transactions on Computers"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Efstathiou, C., Vergos, H.T., Nikolos, D.: Modulo 2 n \u00b11 adder design using select-prefix blocks. IEEE Transactions on Computers 52(11) (November 2003)","DOI":"10.1109\/TC.2003.1244938"},{"issue":"1","key":"4_CR8","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/12.980018","volume":"51","author":"A.A. Hiasat","year":"2002","unstructured":"Hiasat, A.A.: High-speed and reduced area modular adder structures for RNS. IEEE Transactions on Computers\u00a051(1), 84\u201389 (2002)","journal-title":"IEEE Transactions on Computers"},{"key":"4_CR9","unstructured":"http:\/\/www.synopsys.com"},{"key":"4_CR10","volume-title":"Low Power Methodology Manual: For System-on-Chip Design","author":"M. Keating","year":"2007","unstructured":"Keating, M., Flynn, D., Aitken, R., Gibbons, A., Shi, K.: Low Power Methodology Manual: For System-on-Chip Design. Springer Publishing Company, Incorporated, Heidelberg (2007)"},{"key":"4_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1007\/978-3-540-95948-9_10","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"I. Kouretas","year":"2009","unstructured":"Kouretas, I., Paliouras, V.: Mixed radix-2 and high-radix RNS bases for low-power multiplication. In: Svensson, L., Monteiro, J. (eds.) PATMOS 2008. LNCS, vol.\u00a05349, pp. 93\u2013102. Springer, Heidelberg (2009)"},{"issue":"5","key":"4_CR12","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1109\/TWC.2004.833509","volume":"3","author":"A.S. Madhukumar","year":"2004","unstructured":"Madhukumar, A.S., Chin, F.: Enhanced architecture for residue number system-based CDMA for high-rate data transmission. IEEE Transactions on Wireless Communications\u00a03(5), 1363\u20131368 (2004)","journal-title":"IEEE Transactions on Wireless Communications"},{"key":"4_CR13","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1145\/505306.505309","volume-title":"Proceedings of the 12th ACM Great Lakes Symposium on VLSI, GLSVLSI 2002","author":"V. Paliouras","year":"2002","unstructured":"Paliouras, V., Skavantzos, A., Stouraitis, T.: Multi-Voltage Low Power Convolvers Using the Polynomial Residue Number System. In: Proceedings of the 12th ACM Great Lakes Symposium on VLSI, GLSVLSI 2002, pp. 7\u201311. ACM, New York (2002)"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Ramirez, J., Fernandez, P., Meyer-Base, U., Taylor, F., Garcia, A.: Index-Based RNS DWT architecture for custom IC designs. In: IEEE Workshop, Signal Processing Systems, pp. 70\u201379 (2001)","DOI":"10.1109\/SIPS.2001.957332"},{"key":"4_CR15","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1049\/el:20020192","volume":"38","author":"J. Ramirez","year":"2002","unstructured":"Ramirez, J., Garcia, A., Lopez-Buedo, S., Lloris, A.: RNS-enabled digital signal processor design. Electronics Letters\u00a038, 266\u2013268 (2002)","journal-title":"Electronics Letters"},{"key":"4_CR16","volume-title":"Residue Number System Arithmetic: Modern Applications in Digital Signal Processing","author":"M.A. Soderstrand","year":"1986","unstructured":"Soderstrand, M.A., Jenkins, W.K., Jullien, G.A., Taylor, F.J.: Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. IEEE Press, Los Alamitos (1986)"},{"issue":"4","key":"4_CR17","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/101.950050","volume":"17","author":"T. Stouraitis","year":"2001","unstructured":"Stouraitis, T., Paliouras, V.: Considering the alternatives in low-power design. IEEE Circuits and Devices\u00a017(4), 23\u201329 (2001)","journal-title":"IEEE Circuits and Devices"},{"key":"4_CR18","volume-title":"Residue Arithmetic and its Applications to Computer Technology","author":"N. Szab\u00f3","year":"1967","unstructured":"Szab\u00f3, N., Tanaka, R.: Residue Arithmetic and its Applications to Computer Technology. McGraw-Hill, New York (1967)"},{"key":"4_CR19","doi-asserted-by":"crossref","unstructured":"Wang, Z., Jullien, G.A., Miller, W.C.: An algorithm for multiplication modulo (2 n \u2009+\u20091). In: Proceedings of 29th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, pp. 956\u2013960 (1996)","DOI":"10.1109\/ACSSC.1995.540841"},{"key":"4_CR20","doi-asserted-by":"crossref","unstructured":"Zimmermann, R.: Efficient VLSI implementation of modulo (2 n \u00b11) addition and multiplication. In: Proceedings of the 14th IEEE Symposium on Computer Arithmetic, ARITH 1999, p. 158 (1999)","DOI":"10.1109\/ARITH.1999.762841"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T17:27:28Z","timestamp":1740850048000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}