{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:59:45Z","timestamp":1771700385879,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642177514","type":"print"},{"value":"9783642177521","type":"electronic"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_5","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"41-50","source":"Crossref","is-referenced-by-count":5,"title":["An On-Chip Flip-Flop Characterization Circuit"],"prefix":"10.1007","author":[{"given":"Abhishek","family":"Jain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Veggetti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Crippa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierluigi","family":"Rolandi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"publisher","first-page":"876","DOI":"10.1109\/4.845191","volume":"35","author":"B. Nikolic","year":"2000","unstructured":"Nikolic, B., et al.: Improved sense-amplifier-based flip-flop: Design and measurements. IEEE J. Solid-State Circuits\u00a035, 876\u2013884 (2000)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Singh, A.P., Panwar, N.S., et al.: On Silicon Timing Validation of Digital Logic Gates - A Study of Two Generic Methods. In: 25th International Conference on Microelectronics, pp. 424\u2013427 (2006)","DOI":"10.1109\/ICMEL.2006.1650991"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Nedovic, N., et al.: A Test Circuit for Measurement of Clocked Storage Element Characteristics. IEEE Journal of Solid State Circuits\u00a039(8) (August 2004)","DOI":"10.1109\/JSSC.2004.831498"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Rosenberger, F., et al.: Flip-flop Resolving Time Test Circuit. IEEE Journal of Solid State Circuits\u00a0SC-17 (4) (August 1982)","DOI":"10.1109\/JSSC.1982.1051804"},{"key":"5_CR5","unstructured":"Veggetti, A., et al.: Random sampling for on-chip characterization of standard-cell propagation delay. In: Fourth International Symposium on Quality Electronic Design, pp. 41\u201345 (2003)"},{"key":"5_CR6","unstructured":"Weste, N., Eshragian, K.: Principles of CMOS VLSI Design, pp. 317\u2013324. Book Published by Pearson Education Asia"},{"issue":"1","key":"5_CR7","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/4.553179","volume":"32","author":"J. Yuan","year":"1997","unstructured":"Yuan, J., et al.: New Single-Clock CMOS Latches and Flipflops with improved Speed and Power Savings. IEEE Journal of Solid State Circuits\u00a032(1), 62\u201369 (1997)","journal-title":"IEEE Journal of Solid State Circuits"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,23]],"date-time":"2019-03-23T18:52:19Z","timestamp":1553367139000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}