{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:23:37Z","timestamp":1725575017495},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_7","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"62-72","source":"Crossref","is-referenced-by-count":0,"title":["Physical Design Aware Comparison of Flip-Flops for High-Speed Energy-Efficient VLSI Circuits"],"prefix":"10.1007","author":[{"given":"Massimo","family":"Alioto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elio","family":"Consoli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Kurd, N., et al.: A Family of 32nm IA Processors. In: 2010 IEEE ISSCC (2010)","DOI":"10.1109\/ISSCC.2010.5434033"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Oklobdzija, V., et al.: Digital System Clocking: High-Performance and Low Power Aspects. Wiley-IEEE Press (2003)","DOI":"10.1002\/0471723703"},{"key":"7_CR3","unstructured":"Alioto, M., et al.: Flip-Flop Energy\/Performance versus Clock Slope and Impact on the Clock Network Design. In: Print on IEEE TCAS-I"},{"issue":"5","key":"7_CR4","first-page":"577","volume":"13","author":"N. Nedovic","year":"2005","unstructured":"Nedovic, N., et al.: Dual-Edge Triggered Storage Elements and Clocking Strategy for Low-Power Systems. IEEE TVLSI\u00a013(5), 577\u2013590 (2005)","journal-title":"IEEE TVLSI"},{"issue":"4","key":"7_CR5","first-page":"536","volume":"34","author":"V. Stojanovic","year":"1999","unstructured":"Stojanovic, V., et al.: Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems. IEEE JSSC\u00a034(4), 536\u2013548 (1999)","journal-title":"IEEE JSSC"},{"issue":"6","key":"7_CR6","first-page":"1392","volume":"42","author":"C. Giacomotto","year":"2007","unstructured":"Giacomotto, C., et al.: The Effect of the System Specification on the Optimal Selection of Clocked Storage Elements. IEEE JSSC\u00a042(6), 1392\u20131404 (2007)","journal-title":"IEEE JSSC"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Markovic, D., et al.: Analysis and design of Low-Energy Flip-Flops. In: 2001 ISLPED, pp. 52\u201355 (2001)","DOI":"10.1145\/383082.383093"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Tschanz, J., et al.: Comparative Delay and Energy of Single Edge-Triggered and Dual Edge-Triggered Pulsed Flip-Flops for High-Performance Microprocessors. In: 2001 ISLPED, pp. 147\u2013152 (2001)","DOI":"10.1145\/383082.383121"},{"key":"7_CR9","unstructured":"Heo, S., et al.: Load-Sensitive Flip-Flop Characterization. In: 2001 IEEE CSW-VLSI, pp. 87\u201392 (2001)"},{"issue":"9","key":"7_CR10","first-page":"1060","volume":"15","author":"S. Heo","year":"2007","unstructured":"Heo, S., et al.: Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy. IEEE TVLSI\u00a015(9), 1060\u20131064 (2007)","journal-title":"IEEE TVLSI"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"Alioto, M., et al.: General Strategies to Design Nanometer Flip-Flops in the Energy-Delay Space. In: Print on IEEE TCAS-I","DOI":"10.1109\/TCSI.2009.2033538"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"Partovi, H., et al.: Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements. In: 1996 IEEE ISSCC, pp. 138\u2013139 (1996)","DOI":"10.1109\/ISSCC.1996.488543"},{"issue":"5","key":"7_CR13","first-page":"712","volume":"34","author":"F. Klass","year":"1999","unstructured":"Klass, F., et al.: A New Family of Semidynamic and Dynamic Flip-Flops with Embedded Logic for High-Performance Processors. IEEE JSSC\u00a034(5), 712\u2013716 (1999)","journal-title":"IEEE JSSC"},{"issue":"11","key":"7_CR14","first-page":"1526","volume":"35","author":"R. Heald","year":"2000","unstructured":"Heald, R., et al.: A Third Generation SPARC V9 64-b Microprocessor. IEEE JSSC\u00a035(11), 1526\u20131538 (2000)","journal-title":"IEEE JSSC"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Nedovic, N., et al.: Conditional Techniques for Low Power Consumption Flip-Flops. In: 2001 IEEE ICECS, vol.\u00a02, pp. 803\u2013806 (2001)","DOI":"10.1109\/ICECS.2001.957596"},{"key":"7_CR16","unstructured":"Zhao, P., et al.: Low Power and High Speed Explicit-Pulsed Flip-Flops. In: 2002 IEEE MSCS, pp. 477\u2013480 (2002)"},{"issue":"11","key":"7_CR17","first-page":"1448","volume":"37","author":"S. Naffziger","year":"2002","unstructured":"Naffziger, S., et al.: The Implementation of the Itanium 2 Microprocessor. IEEE JSSC\u00a037(11), 1448\u20131460 (2002)","journal-title":"IEEE JSSC"},{"issue":"6","key":"7_CR18","first-page":"876","volume":"35","author":"B. Nikolic","year":"2000","unstructured":"Nikolic, B., et al.: Improved Sense-Amplifier-Based Flip-Flop: Design and Measurements. IEEE JSSC\u00a035(6), 876\u2013884 (2000)","journal-title":"IEEE JSSC"},{"key":"7_CR19","doi-asserted-by":"crossref","unstructured":"Nedovic, N., et al.: A Clock Skew Absorbing Flip-Flop. In: 2003 IEEE ISSCC, pp. 342\u2013344 (2003)","DOI":"10.1109\/ISSCC.2003.1234326"},{"issue":"8","key":"7_CR20","first-page":"1263","volume":"36","author":"B. Kong","year":"2001","unstructured":"Kong, B., et al.: Conditional-Capture Flip-Flop for Statistical Power Reduction. IEEE JSSC\u00a036(8), 1263\u20131271 (2001)","journal-title":"IEEE JSSC"},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"Shin, S., et al.: Variable Sampling Window Flip-Flops for Low-Power High-Speed VLSI. In: 2005 IEE CDS, vol.\u00a0152(3), pp. 266\u2013271 (2005)","DOI":"10.1049\/ip-cds:20040789"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T20:08:42Z","timestamp":1559938122000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}